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Kurzfassung
Neue Speichertechnologien mu¨ssen einfach in Standardhalbleiterprozesse integrierbar sein
und dabei eine hohe Speicherdichte ermo¨glichen. Das Ziel ist die Herstellung nicht-flu¨chtiger
Speicherzellen mit geringem Energieverbrauch, deren Zustand zersto¨rungsfrei ausgelesen wer-
den kann, und die bei hoher Zyklenzahl noch skalierbar sind. In diesem Zusammenhang sind
Zellen mit zwei Anschlu¨ssen interessant, die aus nur drei Schichten bestehen und deren resi-
stiver Zustand u¨ber das Wachsen und Auflo¨sen eines metallischen Pfades definiert wird.
In dieser Arbeit wurde resistives Schalten aufgrund von Filamentwachstum in Ag-Ge-Se-
und Cu-SiO2- basierten Speicherzellen untersucht. Schwerpunkt war die Untersuchung der
Skalierbarkeit und des Energieverbrauchs. Dafu¨r wurden Sputterprozesse fu¨r die Du¨nnschich-
tabscheidung von Ge0.3Se0.7 und SiO2 entwickelt und optimiert. Die Speicherzellen bestanden
aus einer inerten Elektrode, Pt oder Ir, gefolgt von der aktiven Schicht, Ge0.3Se0.7 oder SiO2,
und einer leicht oxidierbaren Elektrode, Ag oder Cu. Letztere wird beim Anlegen einer po-
sitiven Spannung oxidiert, und Metallionen migrieren entlang des elektrischen Feldes zur
Gegenelektrode, an der sie reduziert werden. Von dort aus wa¨chst ein metallischer Pfad, der
das Schichtsystem bei Kontakt mit der Anode vom urspru¨nglich hochohmigen in einen nie-
derohmigen Zustand schaltet. Unter umgekehrter Spannung wird der Pfad wieder aufgelo¨st.
Aufgrund dieses Schaltmechanismus werden die Zellen als elektrochemische Metallisierungs-
zellen bezeichnet. Ge0.3Se0.7 ist als guter Metallionenleiter bekannt. In dieser Arbeit wur-
de nun das gleiche Schaltverhalten auch in SiO2-basierten Speicherzellen beobachtet, deren
Oxidschichtdicke auf nur 5 nm reduziert werden konnte.
Die Schichtsysteme wurden physikalisch und elektrisch untersucht. Rasterkraftmikroskopie
diente der Rauhigkeitsanalyse, und Ro¨ntgenverfahren wurden zur zersto¨rungsfreien Schicht-
dickenbestimmung und zur Charakterisierung der Oberfla¨che genutzt. Ein Tiefenprofil der
Speicherzellen wurde u¨ber zeitaufgelo¨ste Sekunda¨rionen-Massenspektroskopie erlangt, um
Diffusionsbarrieren sichtbar zu machen. Zusammen mit Rutherford-Ru¨ckstreuexperimen-ten
wurde der Metallgehalt in frisch hergestellten Zellen bestimmt.
Das Schaltverhalten der Zellen wurde elektrisch charakterisiert. Aufgrund des Metallgehal-
tes der aktiven Schicht war ein Formierungsschritt erforderlich, bevor wiederholbares Schalten
beobachtet werden konnte. Beide Schichtsysteme, Ag-Ge-Se und Cu-SiO2, wurden diesbezu¨g-
lich miteinander verglichen. Außerdem wurde u¨ber die Ho¨he des Schreibstroms die Mo¨glich-
keit, mehrere Zusta¨nde pro Zelle speichern zu ko¨nnen, aufgezeigt, und temperaturabha¨ngige
Messungen wurden durchgefu¨hrt. Erstmals wurde der extrem niedrige Energieverbrauch der
Zellen anhand von Schreibstro¨men im unteren Nano- bis Picoampe`re-Bereich und Schaltspan-
nung weniger hundert Millivolt gezeigt. Die Zellen hielten mehreren tausend Zyklen stand,
und erste Pulsmessungen zeigten, dass elektrochemische Metallisierungszellen in wenigen Na-
nosekunden schaltbar sind.
U¨ber Rasterkraftmikroskop-Messungen mit leitender Spitze wurde das Pfadwachstum lo-
kal betrachtet. Einzelne metallische Pfade konnten erzeugt und wieder aufgelo¨st werden.
Messungen ohne Strombegrenzung erlaubten aufgrund starker Topographiea¨nderungen die
Identifikation des Massentransportes durch die aktive Schicht. Die hohe Skalierbarkeit der
elektrochemischen Speicherzellen wurde bei Messungen mit Strombegrenzung deutlich: me-
tallische Filamente mit einem Durchmesser weniger Nanometer waren wiederholbar schaltbar.

Abstract
New memory technologies must be easily integrable into standard semiconductor processes
and allow for a high memory density. The aim is the fabrication of non-volatile memory
devices with a low power consumption. The devices should be read out non-destructively,
and have a high endurance and high scalability. In this context, two terminal memory cells
become interesting which consist of only three layers and whose resistive state is defined by
the growth and dissolution of a metallic filament.
In this study, resistive switching due to filament formation in Ag-Ge-Se- and Cu-SiO2-based
memory devices was investigated. Sputter processes for the thin film deposition of Ge0.3Se0.7
and SiO2 were developed and optimized. The memory devices consisted of an active layer,
Ge0.3Se0.7 or SiO2, sandwiched between an inert electrode, Pt or Ir, and an easily oxidizable
electrode, Ag or Cu. Latter is oxidized under the application of an appropriate positive
bias voltage, and metal ions migrate along the electric field towards the counter-electrode
where they are reduced. Starting at the inert electrode, a metallic filament grows switching
the initially highly resistive cell to a low resistance state when the contact to the anode
is established. Under reverse bias the filament is dissolved and the high resistance state
is restored. Due to the switching mechanism, these cells are referred to as electrochemical
metallization memory cells. Ge0.3Se0.7 is known to be a good metal ion conductor. In this
work, the same switching mechanism as observed in Ag-Ge-Se was also found in SiO2-based
memory devices, whose oxide layer thickness could be reduced to 5 nm.
The layer stack was physically and electrically investigated. The surface roughness was
investigated by atomic force microscopy, and X-ray techniques were used for non-destructive
thickness measurements and surface characterization. A depth profile of the memory cells
was obtained by time of flight secondary ion mass spectroscopy to visualize diffusion barriers.
In combination with Rutherford backscattering analysis the metal content in fresh memory
cells was determined.
The switching behavior of the memory cells was electrically characterized. Due to the metal
content in the active layer, an electrical forming procedure was necessary before repetitive
switching could be observed. With respect to this, the two material systems, Ag-Ge-Se and
Cu-SiO2, were compared. Furthermore, the capability of multi-bit data storage by limiting
the maximum write current was disclosed. For the first time, ultra low power consumption
was demonstrated by write currents in the lower nano- to picoampe`re range and switching
voltages of a few hundred millivolts. Several thousand switching cycles were achieved and
first pulse measurements showed that electrochemical memory devices are switchable within
a few nanoseconds.
The filament formation was locally investigated by conductive atomic force microscopy.
Single metallic filaments could be grown and dissolved. Measurements without current lim-
itation allowed for the identification of the mass transport through the active layer due
to strong topographical changes. The high scalability of electrochemical memory cells was
demonstrated by measurements with current limitation: metallic filaments with a diameter
of only a few nanometers were repetitively switchable.
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1 Introduction
It would appear that we have reached the
limits of what it is possible to achieve with
computer technology, although one should
be careful with such statements, as they
tend to sound pretty silly in 5 years.
(John von Neumann, 1949)
The fast development in memory technology has led to fast advances in both computer
performance and mobile applications. Especially, the development and optimization of solid
state memories will be crucial for further progress in the field of computer simulations or
consumer electronics, to name a few. Today, the dominant memory technologies are Dy-
namic Random Access Memory (DRAM) and Flash [1]. The former offers an extremely
high endurance and fast read and write operations. But DRAM is a volatile technology
and due to its charge-based switching mechanism its scalability is limited. Flash on the
other hand is the dominant non-volatile memory technology [2] with a good scaling po-
tential down to the 22 nm node, but the write access is relatively slow, and endurance is
also limited. Therefore, new memory concepts are investigated that combine non-volatility
with high endurance and a scalability beyond the 22 nm node. Scalability is in partic-
ular important for standalone memories, while embedded memory applications require a
good compatibility with standard semiconductor processes. Write times have to rival those
obtained in DRAM and low power consumption - especially important for mobile applica-
tions - is crucial to the success of novel memory technologies.
Emerging non-volatile memory technologies include Magnetic RAM (MRAM) [3], Fer-
roelectric RAM (FeRAM) [4], Phase Change RAM (PCRAM) [5], and Resistive RAM
(ReRAM). MRAM suffers from a switching field that does not scale with the cell size and
programming currents in the milliampe`re range, and FeRAM shows poor scalability [6].
Hence, PCRAM and ReRAM show much potential for future integration. PCRAM is al-
ready more advanced due to continuous intensive research activities for more than forty
years [7]. These devices are based on a chalcogenide material that allows for a phase
change between an amorphous and a crystalline state. The phase change is accompanied
by a change in resistance, i.e. a high resistive and a low resistive state equivalent to the
states ”O” and ”1”can be written. The phase transition is triggered by a current pulse
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which heats up the device. The amorphous state is reached by heating the device above
the melting temperature and quenching it in the following. Crystallization is induced by
heating the device to a temperature below the melting point. To reach the temperature
for the respective phase transition, currents in the upper micro- to milliampe`re range are
needed. A challenge for this memory technology lies in the power consumption, which is
comparably high due to the required currents for the phase transition [8]. Also, it is still
unknown whether the memory access devices in dense memory arrays, diodes or transis-
tors, can supply sufficient current for the phase transition. In this respect, ReRAM devices
offer a promising alternative.
ReRAM cells are usually two terminal devices with a simple metal/insulator/metal
(MIM) structure. Starting in the 1960´s and proceeding until the 1980´s a considerable
interest in resistively switching MIM structures can be observed [9]. A second period of
research activities in the field of ReRAM started in the late 1990´s and was mainly in-
fluenced by Asamitsu et al. [10], Kozicki et al. [11], and Beck et al. [12]. Due to an ever
increasing demand for data storage capacity in multimedia applications, this period is still
on going. A variety of materials is known to show repetitive resistance switching under
application of an appropriate bias voltage. Transition metal oxides, such as TiO2 [13],
ternary oxides as SrTiO3 [14], or metal-doped chalcogenide glasses as Ag-Ge-Se [15] are
examples of materials that can be applied in ReRAM devices. The majority of ReRAM
cells requires a forming process before switching is observed. This forming process can be
an initial current-voltage cycle or a current- or voltage-pulse. In most cases, a filamentary
switching mechanism, as opposed to an interface effect, is proposed. The formation of a
filament between two electrodes leads to a low resistance state, and its rupture switches
the device back to the high resistance state. The forming cycle is then needed for the
first filament formation. The exact filament structure is for most material systems still
under discussion. Oxygen vacancies as well as metal ions are proposed to lead to filament
formation under the influence of an electric field.
Chalcogenide glasses as Ge0.3Se0.7 [16] or Ge0.2S0.8 [17] are known as solid electrolytes
and good conductors for Ag or Cu ions. When sandwiched between an inert electrode,
e.g. Pt or W, and a Ag or Cu electrode, resistive switching due to Ag or Cu filament
formation and rupture is observed in these glasses. Due to the switching mechanism, the
cells will be referred to as electrochemical metallization memory cells in the following.
The chalcogenide glasses are highly interesting for application in ReRAM cells because
they fulfill the requirement of a low power consumption due to write currents in the lower
microampe`re range and switching voltages of a few hundred millivolts. Furthermore, due
to the filamentary switching mechanism, they show the prospect of a high scalability.
Multi bit data storage is feasible by variation of the write current, and good retention
characteristics have already been demonstrated [18]. Nevertheless, so far the chalcogenide
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glasses show poor tolerance to processing temperatures of several hundred degree Celsius
as usually used in back end of line (BEOL) processes.
In this study, resistive switching due to metal filament formation and rupture in a glass
matrix was investigated. Ag/Ag-Ge-Se/Pt memory cells were investigated with a focus on
1) a further reduction of the write current and thereby a reduction of the power consump-
tion,
2) the investigation of multi bit data storage and scalability for an increased memory
density, and
3) the investigation of the filament growth responsible for switching.
Comparatively, resistive switching in Cu/SiO2/Pt (or Ir) memory cells was investigated.
Resistive switching in Cu-SiO2 is particulary interesting because both materials, Cu and
SiO2, are already present in CMOS production lines, and therefore, an integration of these
memory cells would be straight forward. Nevertheless, resistive switching in Cu-SiO2 cells
is rather unexpected, because SiO2 is actually known as one of the best insulators. The
influence of the memory cell fabrication process and temperature treatment before and
during electrical characterization were therefore of special interest.
This thesis is structured in the following way. Chapter 2 gives an introduction to elec-
trochemical cells and an overview over resistively switching materials with an emphasis on
chalcogenide and oxide glasses. These materials are used as solid electrolytes in electro-
chemical metallization memory cells.
The experimental part is described in Chapter 3. An introduction to the fabrication
processes is given as well as an overview over the various analysis techniques used to
characterize the thin films. The electrical characterization for testing the functionality of
the memory cells is also described.
The measurement results are presented and discussed in Chapter 4 and 5. The results
obtained from memory cells based on Ag-Ge-Se are presented in Chapter 4 while the results
gained from Cu-SiO2-based memory cells are discussed in Chapter 5. The proposed switch-
ing mechanism in electrochemical metallization cells, i.e. metallic filament formation and
dissolution, is supported by the results of the electrical characterization and conductive
atomic force microscopy analysis.
The results obtained from electrochemical memory cells based on Ag-Ge-Se and Cu-
SiO2 are summarized in Chapter 6. Furthermore, an outlook for the optimization of the
presented memory cells is given, and the possibility of future integration into standard
semiconductor process lines is discussed.
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2 Fundamentals
All men by nature desire to know.
(Aristotle, 384BC − 322BC)
Various concepts for future memory devices are being followed, and each concept has the
goal to overcome the drawbacks of current solid state technologies and combine their ad-
vantages. The ultimate memory device is non-volatile, fast, highly scalable, has little power
consumption and allows for an easy and cost-efficient integration into semiconductor pro-
cesses. In this respect, ReRAM devices are promising. A lot of materials are known that
show non-volatile memory states, which are defined by their resistance. In this chapter an
overview over resistively switching materials and their classification into categories is pre-
sented. Primarily, the switching mechanism of memory devices based on solid electrolytes
is elucidated. A more detailed view on oxide and chalcogenide glasses is given, because
electrochemical metallization memory cells are based on these materials.
2.1 Categories of Resistively Switching Materials
ReRAM devices consist of a metal/insulator/metal layer stack. Under appropriate current
or voltage application, various materials show a change in resistance, but the switching
mechanisms are different. Two main switching schemes can be distinguished as shown
in Fig. 2.1 [19]: unipolar and bipolar switching. In case of unipolar resistive switching,
switching to the low resistance (on) state, i.e. writing the cell, occurs under the same
voltage polarity as switching to the high resistance (off) state, i.e. erasing the cell. Mostly,
the absolute value of the voltage for writing, Vwrite, is higher than the voltage for erasing,
Verase. The opposite accounts for the currents: the write current is typically lower than
the erase current. Therefore, the erase process seems to be thermally assisted, although
the exact switching mechanism is for most materials still under discussion [19]. Unipolar
switching is schematically shown in Fig. 2.1 (a). A current compliance during writing is
typically used to control the low resistance state.
In case of bipolar switching, writing and erasing occur under different polarities. If
Vwrite is positive, Verase is negative and vice versa. A typical bipolar current-voltage
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characteristic is shown in Fig. 2.1 (b). While most unipolarly switching memory cells have
write and erase currents in the upper micro- to milliampe`re range, bipolar switching mostly
occurs at much lower currents. A condition for bipolar switching is an asymmetric cell
structure. The asymmetry is either realized by electrodes made from different materials,
or the electroforming process can impose an asymmetry on the system. Electroforming is
typically a current-limited electric breakdown switching the cell to the low resistance state
for the first time. A filamentary switching mechanism is proposed for most materials, and
the electroforming process seems to be responsible for the first filament formation in the
memory cell [20]. Most ReRAM devices show a low resistance state, which is cell size-
independent [21–23]. This observation strengthens the filamentary switching model, which
assumes the formation and rupture of a single filament to be responsible for writing and
erasing.
Unipolar and bipolar switching can occur in the same system. It has been shown that
the switching mode in e.g. Pt/TiO2/Pt cells can be triggered by the write current [24],
which in turn influences the erase mechanism. The proposed switching mechanisms can be
divided into three categories [19]: thermal, electronic, and ionic effects, although care has
to be taken because often a combination of e.g. electro- and thermochemical effects lead
to resistive switching. The high erase currents in case of unipolar switching hint towards
a dominant thermal effect. This type of switching can be observed in Pt/TiO2/Pt [24]
or Pt/NiO/Pt layer stacks [25]. PCRAM cells are another example for devices that show
resistive switching due to a thermal effect.
Electronic effects, such as charge injection and/or charge displacement, can also dominate
the switching mechanism. Examples for memory devices based on these effects are SONOS
(silicon-oxide-nitride-oxide-silicon) memory cells with a charge trapping layer and tunnel
and blocking oxides. During writing, electrons are trapped near the gate of a transistor
thereby shifting its threshold voltage. This shift can be detected as a change in state [26].
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Figure 2.1: (a) Unipolar switching. (b) Bipolar switching. Adapted from [19].
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Another example for memory cells based on charge trapping are polymeric films sandwiched
between two electrodes. Gold nanoclusters within the polymer serve as charge trapping
sites [27]. Next to charge trapping, another electronic effect that can affect the resistive
state of a metal/insulator/metal structure is ferroelectricity. Different resistive states are
obtained by a change in the tunnelling current through an ultrathin ferroelectric insulator
[28]. The tunnelling current can be controlled by the ferroelectric polarization direction.
Many ReRAM devices show resistive switching due to ionic effects. Ionic effects include
anion and cation migration through an insulator and electrochemical reactions at the elec-
trodes. Anion migration-induced redox processes and consecutive resistive switching are
often found in transition metal oxides. In these materials, oxygen vacancies are much more
mobile than cations, and bipolar switching takes place due to local redox reactions. Oxides
such as TiO2 [29], SrTiO3 [30], Nb2O5 [31], or VO2 [32] are supposed to show switching
due to redox processes induced by anion migration. Details of the ion transport and the
properties of the conduction path in the low resistance state still have to be investigated.
Resistive switching induced by cation migration is better understood. Metallic filament
formation and rupture occurs in memory cells with a solid electrolyte sandwiched between
an electrochemically active and an inert electrode. Ag2S [34], Ge0.2S0.8, or Ge0.3Se0.7 [15]
are examples for typical solid electrolytes that allow for an easy Ag or Cu ion migration.
Although materials such as SiO2 [35] or ZrO2 [36] do not fall into the category of typical
solid electrolytes, they, too, show resistive switching due to metallic filament formation and
rupture. The cation conduction path and the exact dendrite morphology in these materials
still has to be investigated.
In this study, cation migration-based resistive switching in Ge0.3Se0.7 and SiO2 was in-
vestigated. The next section gives an overview over electrochemical cells in general, and
memory devices based on solid electrolytes are discussed in more detail.
2.1.1 Electrochemical Cells with Liquid and Solid Electrolytes
Non-volatile memory cells based on solid electrolytes are also referred to as electrochemical
metallization memory cells due to the switching mechanism which is based on electrochem-
ical reactions. Before these memory cells will be introduced in more detail, an overview
over electrochemical cells in general and their characterization is given.
Electrochemistry is the branch of chemistry that deals with the interrelation of electrical
and chemical effects [37]. An electrode is an electronic conductor, while an ionic conductor
is referred to as liquid or solid electrolyte. Especially, the reactions at the interface between
electrode and electrolyte are of interest, but experimentally, single interfaces cannot be
dealt with. Only the properties of a collection of interfaces, called electrochemical cell,
can be studied. In the simplest case, an electrochemical cell consists of two electrodes
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Figure 2.3: Schematic of (a) the reduction and (b) the oxidation process of a species A in
solution. MO denotes molecular orbital. Adapted from [37].
and an electrolyte in between. The overall chemical reaction consists of two independent
half reactions at each electrode/electrolyte interface. A reduction current occurs when the
electrode is driven to more negative potentials. This way, the electrons´ energy is raised and
electrons can transfer into vacant states in the electrolyte. This situation is schematically
shown in Fig. 2.3 (a). When the electrons´ energy is lowered by a more positive electrode
potential, an oxidation current flows from the electrolyte to the electrode. Fig. 2.3 (b) shows
the oxidation of species A in an electrolyte.
Figure 2.2: Electrochemical cell with biased
electrodes in a liquid electrolyte.
While Ag and Cu are easily oxidizable,
W, Ir, and Pt can serve as inert electrode
materials. A typical electrochemical experi-
ment with a liquid electrolyte is sketched in
Fig. 2.2. An external power supply sets the
potential difference between two electrodes
in a liquid electrolyte. The positively bi-
ased electrode is oxidized according to the
reaction:
M → M+ + e− (2.1)
Metal ions migrate through the electrolyte
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towards the counter electrode. There, the ions are reduced, and a metallic film is deposited:
M+ + e− → M (2.2)
Already in 1832, Michael Faraday formulated his law of electrolysis, which states that
the mass of a substance altered at an electrode is directly proportional to the quantity
of electricity transferred at that electrode [38]. As will be shown later on, a very similar
situation to that of electroplating is encountered in electrochemical metallization cells. A
description of the current density dependence on the interfacial potential difference is given
by the Butler-Volmer equation:
j = j0 ∗ exp
[
αnFη
RT
]
− j0 ∗ exp
[
− (1− α)nFη
RT
]
(2.3)
with current density j, exchange current density j0, transfer coefficient α, number of elec-
trons involved in the transfer process n, Faraday constant F, overpotential η, gas constant
R, and temperature T. The Butler-Volmer equation is only valid if the current is strictly
controlled by interfacial dynamics and not determined by mass transport to the electrode
surface, and if the concentrations of the reactants at the electrode surface are the same as
the bulk concentrations. The application of the Butler-Volmer equation will be discussed
in conjunction with the investigation of Faradaic and electronic currents in electrochemical
metallization memory cells.
Besides these Faradaic processes, there are also electronic partial currents and non-
Faradaic processes in which charge does not cross the interface. Nevertheless, external elec-
tronic currents can flow (at least transiently) when the potential, electrode
U
0.37I0
tI
tt=R Cs d
I0
Cd Rs
U
Figure 2.4: Charging of the electrical double
layer by application a voltage pulse.
area, or solution composition changes. In
case of non-Faradaic processes, the behav-
ior of the electrode/electrolyte interface is
analogous to that of a capacitor. When
a potential is applied, the capacitor, corre-
sponding to an electrical double layer at the
electrode/electrolyte interface, is charged.
The electrical equivalent circuit is shown in
the inset of Fig. 2.4. The capacitor Cd cor-
responds to the double layer capacity, and
Rs symbolizes the electrolyte´s resistance.
The following equations describe the charg-
ing process:
q = CdUC (2.4)
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U = UC + UR =
q
Cd
+ IRs (2.5)
I = − q
RsCd
+
U
Rs
=
dq
dt
(2.6)
Integration leads to:
I =
U
Rs
e−t/(RsCd) (2.7)
with charge q, potential difference U, UC as potential drop at Cd, UR as potential drop
at Rs, current I, and time t. Within t=τ=RsCd the current for charging the double layer
drops to 1/e = 37 % of its initial value. This behavior is sketched in Fig. 2.4. As will be
shown in Chapter 4, a charging current can also be found in electrochemical metallization
memory cells when running a negative sweep for electroforming. When evaluating the
current response for this process, the Faradaic current and the charging current have to be
distinguished.
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Reference
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Figure 2.5: Three-electrode setup.
A three-electrode cell as shown in Fig. 2.5
is preferable when dealing with a highly re-
sistive electrolyte [37]. A current is passed
between the working and the counter elec-
trode. The latter is typically separated, by
e.g. a diaphragma, so that substances com-
ing from the counter electrode do not in-
terfere with reactions at the working elec-
trode. The potential difference is measured
between the working and the reference elec-
trode. The latter is connected to a poten-
tiometer with a high input impedance so
that current flow through the reference elec-
trode is negligible. For a correct measurement of the potential difference between the two
electrodes of an electrochemical metallization memory cell, this setup is required. This
has to be kept in mind when quantifying measurement results from two-terminal memory
devices.
In electrochemical cells mass transfer occurs firstly, due to migration (under the influence
of an electric field), secondly, due to diffusion (under the influence of a concentration
gradient), and thirdly, due to convection (because of stirring or hydrodynamic transport).
Experiments are usually designed in a way that at least one of these contributions is
negligible. In the solid electrolytes used in this study, only mass transfer due to migration
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and diffusion have a significant impact. When Ag is deposited on Ge0.3Se0.7, metal ions
easily diffuse into the chalcogenide layer according to Fick´s first law:
− J(x, t) = Dδc(x, t)
δx
(2.8)
with J being the current density at position x at time t, D the diffusion constant and c
the concentration of the diffusing species. A convenient way to recognize the presence of
different species in an electrolyte is cyclic voltammetry (CV). In this method, the potential
is linearly varied with time, and the current is measured. A typical CV current response
is shown in Fig. 2.6. The measurement starts from the equilibrium condition with no net
current flow. When a voltage is applied, a change in the concentration ratio of oxidizing
to reducing species occurs according to the Nernst equation:
cox
cred
= exp
[
nF
RT
(E − E0)
]
(2.9)
with concentration c, number of electrons involved in the transfer processes n, Faraday
constant F, gas constant R, temperature T, electrochemical potential E, and formal poten-
tial E0. Sweeping in the direction of positive potentials leads to oxidation at the electrode
resulting in a current with a peak at the potential where the rate of oxidation is highest.
The concentration of the reduced species is lowered close to the electrode and diffusion
from the bulk sets in. The opposite holds true for the oxidized species. The material
flux sustains the current flow. In case of a reversible electron transfer, another current
Current
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Potential
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Figure 2.6: Current response of a CV measurement.
The arrows indicate the sweep direction. Arrows 1-4
indicate a reversible electron transfer while the dotted
line indicates the current response after an irreversible
electrode reaction. ip and Ep denote peak current and
potential, respectively.
peak is detected in the reverse scan
curve as indicated by the arrows 1-4 in
Fig. 2.6. During the forward scan, the
product of the electrode reaction has
accumulated in a diffusion layer and is
now transformed back to the starting
species. This reverse reaction is associ-
ated with another current peak. If the
reaction is irreversible, no current peak
is detected as shown by arrow 5 and
the dotted line in Fig. 2.6. An inter-
esting observation is the change of the
peak current depending on the sweep
rate. Randles and Sevcˇic were the first
to solve the Nernst equation for this
problem. For reversible systems they
found [39]:
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Figure 2.7: Effect of double layer charging at different scan rates v assuming the capacitance to
be independent from the potential E. The current scale in (c) is 10× and in (d) 100× that in (a)
and (b). The contribution to the overall current of the charging current ic increases while that of
the peak current ip decreases with increasing scan rate. Adapted from [37].
ip = 0.4463 ∗ F
3/2
(RT )1/2
n3/2AD
1/2
0 c0v
1/2 (2.10)
and for totally irreversible systems:
ip = 0.4958 ∗ F
3/2
(RT )1/2
n3/2α1/2AD
1/2
0 c0v
1/2 (2.11)
with peak current ip, Faraday constant F, gas constant R, temperature T, number of
electrons involved in the transfer processes n, electrode area A, diffusion constant D0,
concentration c0, scan rate v, and transfer coefficient α. At high sweep rates the diffusion-
controlled current increases due to a higher concentration gradient and flux of the educt to
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the electrode. The application of these equations to electrochemical metallization memory
cells will be discussed in Section 4.2.1 when Ag incorporation in the Ge0.3Se0.7 glass matrix
is investigated. When evaluating the peak current ip for different scan rates, the charging
current ic of the double layer capacity has to be considered. Current-potential curves for
different scan rates are schematically shown in Fig. 2.7. In case of sweep experiments a
charging current always flows due to a continuously changing potential. Therefore, this
current has to be subtracted from the measured maximum current to obtain the true
Faradaic peak current. With increasing scan rate the contribution of the charging current
to the overall current increases due to its linear dependence on the scan rate [37].
The setup for electrochemical metallization memory cells is very similar to the electro-
chemical cells with a liquid electrolyte described above, only the memory devices are based
on a solid electrolyte. Solid electrolytes are solid state materials which possess an electrical
conductivity partly or wholly due to ionic displacement. The ionic conductivity at room
temperature can vary over a wide range: 10−1−10−20 Scm−1. In electrochemical metal-
lization cells, the solid electrolyte is sandwiched between an inert, e.g. Pt or Ir, and an
oxidizable, e.g. Ag or Cu, electrode. At least two stable states are defined by the formation
and rupture of a metallic filament between the electrodes. Under application of a positive
bias to the oxidizable electrode, metal ions are generated, which migrate through the solid
electrolyte. These ions are reduced at the inert electrode, where they form an electrode-
posit similar to the electroplating experiment described in Fig. 2.2. The electrodeposit is
the point of highest electric field, and therefore, filament growth most probably continues
from this site. When the filament reaches the oxidizable electrode, the initially highly resis-
tive cell switches to a low resistance state (on state) due to a short circuit between top and
(a) (b) (c) (d)
Figure 2.8: Schematic of the switching process in an electrochemical memory cell with an oxi-
dizable Ag electrode and an inert Pt electrode. (a) Off state; (b) switching on; (c) on state; (d)
switching off.
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bottom electrode. Under reverse bias the filament is electrochemically dissolved and the
cell is switched back to the high resistance state (off state). Without voltage application
on and off state are stable, which makes these memory cells non-volatile. The switching
mechanism is also depicted in Fig. 2.8.
Various materials are known to allow metal ion migration and filament formation and
rupture. Among these, the most important are Ag- or Cu-doped chalcogenide glasses such
as Ge0.3Se0.7 and Ge0.2S0.8. Resistive switching based on metal filament formation and
rupture is also shown in Ag2S [34] and Cu2S [40]. In the former case, quantized conductance
steps demonstrate single atom switching. Recently, the same switching mechanism has also
been observed in several oxides [35, 36]. In this context, especially Cu-doped SiO2 is an
interesting material combination, because Cu as well as SiO2 are materials, which are
already present in standard semiconductor processes. Therefore, memory cells based on
these materials will allow for an easy integration into current semiconductor process lines.
In the following section, the properties of oxide and chalcogenide glasses will be further
discussed.
2.2 Oxide and Chalcogenide Glasses
In this section glass properties in general and oxide and chalcogenide glasses in particu-
lar are discussed. In the last few years, the number of publications on resistive switch-
ing in oxides has significantly increased. As resistive switching due to metal migration
is now also found in oxides that were known as good insulators, such as SiO2 which is
used in this study, an introduction to oxide glasses is given. Furthermore, chalcogenide
glasses, and especially GexSe1−x, are discussed, because they are used in ReRAM cells
due to their high metal ion conductivity. Different materials are compared with respect
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Figure 2.9: Schematic of the free energy ver-
sus atomic configuration in glasses. A1-A4 denote
metastable states while C1 corresponds to the crys-
talline state. Adapted from [41].
to their potential application in mem-
ory devices.
Glass is an amorphous material
known for more than ten thousand
years [42]. Its applications vary from
decorative purposes, over containers
and windows, to technological applica-
tions such as fibre glass or glass elec-
trodes. Glasses are amorphous solids in
metastable states, i.e. nonequilibrium
states. Fig. 2.9 shows schematically the
free energy versus the atomic configu-
ration. The local minima A1-A4 corre-
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(a) (b)
Figure 2.10: (a) Crystal lattice and (b) glass network with the composition A2O3. Adapted
from [43].
spond to the metastable states, which are dependent on the glass formation process. The
absolute minimum C1 corresponds to the crystalline state. Conventional glasses such as
vitreous silica are rather stable, but amorphous Ge thin films for example can be devitrified
by mechanical shock [41]. Typically, glass is defined as inorganic material which has been
formed by cooling from the normal liquid state without crystallization. The glassy state is
obtained when the viscosity is greater than 1014 Poise. The difficulty with this definition
is that glasses cannot only be fabricated by cooling from a liquid, but, for example, also by
vapor deposition or thermal oxidation. This fact is included in a more general description
of glasses by Zachariasen [43]: ”...the atoms in glass are linked together by forces essentially
the same as in crystals and the atoms are oscillating about definite equilibrium positions.
As in crystals, the atoms in glasses must form extended three dimensional networks. From
the results of X-ray diffraction experiments it follows, however, that this network is not
periodic and symmetrical as in crystals.” No inhomogeneous regions in respect to crys-
tallites within the glass are found by X-ray analysis. Nevertheless, sodium borosilicate
glasses are examples for glasses that show inhomogeneities from a chemical point of view:
a liquid-liquid phase separation can occur in the subliquidus region. Parameters such as
the viscosity, electrical conductivity, or chemical stability are governed by the glass matrix
properties. Zachariasen has formulated important empirical rules for vitreous silica forma-
tion, which are useful for a first approximation for correlating the physical properties to
the composition [43]:
1) An oxygen atom is not linked to more than two atoms A.
2) The number of oxygen atoms surrounding A must be small.
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3) Corner-sharing oxygen polyhedra form a three-dimensional network.
4) At least two corners of each polyhedron must be shared.
Typical network formers have the composition AO2, A2O3, or A2O5. Most other com-
positions lead to a periodic network because of the requirement of a small potential energy.
Schematics of a two-dimensional crystal lattice and a glass network with the composition
A2O3 are shown in Fig. 2.10 (a) and (b), respectively. Examples for network formers are
SiO2, B2O3, or P2O5. The glass properties can be tuned by additives. Materials with the
form AO or A2O, such as CaO or BaO, can be used as network modifiers. Their cations
occupy holes in the network. This way, the risk of devitrification can be minimized, the
thermal expansion can be lowered, or bubbles can be removed from the glass.
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Figure 2.11: Classification of glasses regarding their
electrical properties. Adapted from [42].
Glasses can be insulators as well
as conductors. An overview over
the solid state electrical properties is
shown in Fig. 2.11. In this study, es-
pecially ion conducting glasses are of
interest. Ionic migration in crystals
is usually dependent on the presence
of point defects in the lattice. These
defects help to preserve the long dis-
tance order. Glasses do not show a
long distance order. Hence, the con-
cept of point defects can hardly be
applied. Structural rearrangements
occur to fulfill the coordination re-
quirements at the impurity site as
well as at the network atom. Be-
cause a glass typically shows a lower
density than its corresponding crys-
tal, it provides an excess of vacancies for ionic migration. The Einstein equation 2.12
describes the dependence of the electrical conductivity on the diffusion coefficient for the
case that the electrical current in a glass is carried by a single ionic species:
σ =
Z2F 2Dc
RT
(2.12)
with conductivity σ, ionic charge Z, Faraday constant F, diffusion coefficient D, ionic con-
centration c, and gas constant R, and temperature T. A pre-factor f≤ 1 has to be included
if the process is controlled by a minority of vacant sites. For a comparison of glasses with
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different ion concentrations, the diffusion coefficient is a meaningful parameter. According
to Angell [44], strong and fragile glasses have to be distinguished. While fragile glasses
show a temperature-dependent activation energy, strong glasses, such as SiO2, have a dif-
fusion coefficient, and therefore also a conductivity σ, that fit an Arrhenius-type equation
below the glass transition temperature:
log σ = σ0 exp(Ea/kT ) (2.13)
At temperatures close to the transition temperature, structural rearrangements occur and
the activation energy Ea is no longer constant. There are two contributions to the acti-
vation energy: Coulombic energy due to positive and negative charges, and elastic energy
necessary to squeeze an ion through the network. Anderson and Stuart found that the
elastic term is by a factor of approximately four smaller than the electrostatic term [45].
In the following, the structure of oxide and chalcogenide glasses and metal ion diffusion
in these glasses will be discussed in more detail.
2.2.1 Oxide Glasses
There is a wide spectrum of oxide glasses including SiO2, GeO2, B2O3, and P2O5. They
all have in common that oxygen is part of the network former. The network consists of
tetrahedrally bound complexes as described by Zachariasen´s rules (p. 29). Among the
oxide glasses, silica is probably the most prominent material, and it is also the material
of choice in this study. The mean distance between adjacent Si atoms in vitreous SiO2 is
3.6 A˚ and no order between atoms at distances above 10 A˚ is found. Each tetrahedron in
vitreous silica is connected to four others thereby building a three-dimensional network.
A rather narrow angle distribution of 144°± 10° can be found which still allows for a
clear distinction from the crystal. Still, compared to a completely random distribution
of bond angles from 90°− 180°, SiO2 shows a rather uniform structure on a short range.
Nevertheless, this does not imply a uniform distribution of impurities.
Alkali ions, such as Na+ or Li+, are common impurities in silica, and their diffusion
in glass has been extensively studied for more than a hundred years [46]. But also silver,
copper and gold ion migration in glasses was early observed. In 1922, Kraus and Darby [47]
electrolyzed silver into a glass tube. They found that Ag migration in silica occurs due
to a replacement of Na+ ions. In 1965 Dunn et al. [48] investigated active Li, Au, Ag,
Cu, and Pd electrodes on silica. They also displaced alkali ions in the glass by metal ions
from the electrode, and later on the metal ions were displaced by protons. They found
that metal ions with a radius bigger than the Au+ radius of 1.37 A˚ or trivalent ions could
not be electrolyzed into the glass. Furthermore, Dunn et al. observed anisotropic diffusion
and even Pd dendrite formation in silica. They related this phenomenon to a marked
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anisotropy of the glass matrix originating from the fabrication process. As no preferred
migration direction was observed for protons, the anisotropic metal ion migration was
related to the size of the ions. Smaller ions could also migrate through the cavities always
present in glassy materials.
Cu is one of the most common metals in nature with a natural abundance of approxi-
mately 60 ppm by weight in the earth crust [49]. Therefore, it is not surprising that Cu is
ubiquitous in Si production lines, not only as interconnect material but also as contaminant.
The resistivity of Cu (ρ= 1.7µΩcm) is only slightly higher than that of Ag (ρ= 1.6µΩcm),
but due to lower costs, Cu is the dominant material in today´s interconnect technology.
Cu diffusion into adjacent dielectrics often leads to a degradation of device performance
or even short circuits. Already in the 1960s, Cu contamination of electronic devices such
as diodes was studied [50]. Nevertheless, the devices fabricated in this study make use of
Cu diffusing into SiO2. Compared to other 3d metals, Cu has an irregular electron con-
figuration of the form 3p63d104s1 [51]. Cu ionization leads to a change of the electronic
configuration in vacuum to the stable closed-shell configuration 3d10. The radius of the
Cu+ ion is 74 pm. In Estreicher´s model [52] the Cu+ ion in SiO2 is not a hard sphere, but
the ion weakly interacts with neighboring Si atoms by a covalent overlap. There are four
potential transport mechanisms for Cu+ and Cu2+ ions in SiO2 [53]:
1) thermal diffusion from the electrode to the dielectric;
2) Cu oxidation via SiO2 reduction and ion transport under the influence of an electric
field;
3) an ”anodization-like” process with Cu ion injection and ion migration under the
influence of an electric field;
4) ”chemical oxidation” at the interface to ambient gases such as H2O or O2 and ion
migration under the influence of an electric field.
In case of mechanisms 2 and 4, CuxO serves as Cu ion source and Cu
+ or Cu2+ ions
migrate through the oxide. Willis et al. [53] claim that for temperatures below 500°C and
electric fields below 1 MV/cm only mechanism 4 is active for Cu transport in vitreous sil-
ica: Cu diffusion only occurs in the presence of CuxO. The authors used a Cu/SiO2/Si
structure and confirmed Cu diffusion into the Si bulk by secondary ion mass spectroscopy.
A distinction between Cu+ and Cu2+ ion migration was not made. Ambient gasses led to
the oxidation of the Cu top electrode, but the authors suggest that oxidation can also be
achieved by outgassing of the dielectric material. Willis et al. found an Arrhenius plot for
the ionic current density:
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(
− Ea
kT
)
∗ exp
(
qλE
kT
)
(2.14)
with electric field E, λ=5.6 nm, and an activation energy Ea of 1.8 eV. Nearly the same
value for the activation energy of Cu diffusion in silica was already found by McBrayer
et al. in 1986 [54]. The authors found that Cu and Ag diffusion in SiO2 does not occur
under vacuum condition and concluded that H2O or O2 play the role of deep level traps in
SiO2, which capture electrons and make the field-assisted metal ion diffusion more efficient.
They assumed that the ideal gas law holds for metals in the loose silica structure as long
as ions do not interact with the network and the ionic radius is smaller than the interstitial
dimensions of the SiO2 matrix (∼ 5 A˚).
In the fields of photonics, bioengineering or electronics, nanostructured materials have
gained a lot of importance. In this context, also Ag- or Cu-SiO2 nanocomposite thin films
are investigated. Several techniques are available for metal nanoparticle incorporation in
glassy SiO2 ranging from co-sputtering, over ion implantation to sol-gel processing tech-
niques [56]. Ito et al. investigated the growth of Cu particles on the nanoscale below a
finely focused electron beam [57]. They observed Cu diffusion and particle growth at the
expense of surrounding particles. Growth due to Ostwald ripining was excluded, because
small particles also grew by consuming bigger ones. Cu, CuO as well as CuO2 was detected.
Sakar et al. observed the complete segregation of Ag nanoparticles in sol-gel derived sil-
ica [56]. The particle size was below 5 nm and no evidence for Ag-O or Ag-Si bondings was
found. The authors observed a change in resistance in Pt/Ag-SiO2/Pt structures under bias
application, and attributed this to a change between field-induced and Fowler-Nordheim
tunneling. Only the electric breakdown was explained by metal filament formation. Metal
filament formation is deleterious in insulators due to short circuits, but there is consider-
able interest in an easy fabrication route for metal nanowires as interconnects due to ever
shrinking electronic devices. In this respect, porous silica films become interesting as a
matrix for metal nanowire growth [58]. Bhattacharyya et al. have fabricated Ag nanowires
in the pores of a silica gel with a diameter of 20 nm. Under bias application they observed
filament rupture and the formation of particles with a radius below 12 nm [58].
In this study, a resistance change in Cu/SiO2/Pt memory cells is observed. Next to
the results of the electrical characterization, the afore mentioned investigations on metal
diffusion and metal nanoparticle formation and growth in silica support the idea of a
switching mechanism based on metal filament formation and rupture in amorphous SiO2.
As opposed to oxide glasses, chalcogenide glasses are based on the elements S, Se, or
Te. These glasses are of technological interest due to their semiconducting properties and
infrared radiation transmission. Due to their importance also in the field of novel memory
technologies, they are introduced in the next section.
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2.2.2 Chalcogenide Glasses
Chalcogenide glasses can be binary, ternary or quaternary non-crystalline materials. They
are based on the chalcogen elements S, Se, and Te. Glasses are then formed by the addition
of other elements such as Ge, As, Sb, or Ga. Doping with metals such as Ag or Cu or
with rare-earth elements enables the tuning of the glass properties. As many chalcogenide
glasses are transparent from the visible to the infrared, they are suitable for application
in optical devices such as optical fibres, but they are also highly interesting in the field of
memory technology. These glasses are not only used in PCRAM [59], but their application
as recording media for optical holography is investigated as well [60]. Several photoinduced
phenomena can be observed in chalcogenide glasses [61]:
1) photocrystallization and amorphization,
2) photopolymerization,
3) photodecomposition,
4) photocontraction or expansion,
5) photovaporization,
6) light-induced changes in the local atomic configuration,
7) photodissolution of metals such as Ag or Cu.
For this study, especially the last point, photodissolution, is of importance, because the
chalcogenide glass Ag-Ge-Se was used as solid electrolyte and matrix for metal filament
formation and rupture.
Ag and Cu dissolution in chalcogenide glasses, especially in GexSe1−x and GexS1−x, has
been widely studied. Initially, metal-sensitized chalcogenide glasses were studied as possible
photoresists [62], but nowadays they have gained more importance as resistively switching
materials in memory devices. The diffusivity of Ag in GexSe1−x glasses with a value of
3*10−14 cm2/s is very high. Already at room temperature diffusion occurs without induc-
tion period. MacHardy et al. [63] show that after diffusion at room temperature, tetragonal
Ag2Se clusters form in GeSe2. A higher Ag concentration is found at the surface and in the
vicinity of the original Ag film than in the bulk glass. They correlate this observation to
two diffusion mechanisms: a fast interstitial mechanism and a slower substitutional mech-
anism which most likely occurs at a surface or interface where there is a vacancy source.
Due to the occupation of interstitial sites, Ag doping leads to an increased density but
does not change the dimensionality of the glass matrix [64]. Phillips [65] describes the Ag
diffusion at room temperature by the formation of a Ag2Se layer at the interface between
the Ag and the chalcogenide film. For GeSe2 and Ag2Se the heat of formation ∆H is nearly
the same. Because of the entropy of mixing, Ag slowly dissolves from Ag2Se into GeSe2.
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The interdiffusion can be accelerated by photodoping. Photodiffusion occurs for photon
energies higher than the semiconductor band gap, which also leads to local heating. Ag2Se
clusters form due to Ag diffusion into GexSe1−x according to the reaction equations:
Ag + h+ → Ag+ and Ag+ + e− → Ag (2.15)
and
2Ag + Se → Ag2Se, ∆H298K = −25 kJ/mol (2.16)
Ag doping of chalcogenide glasses cannot only be obtained by photodiffusion, but also by
a thermal treatment of the sample [66]. Contrary to photodiffusion, an induction period
is observed, the diffusion rate is lower, and less Ag is incorporated in the glass matrix. To
understand the diffusion mechanisms, the glass matrix and the bond properties have to be
investigated.
There are two models for the glass structure of amorphous GexSe1−x, which are similar
on the short range but differ on the intermediate range [67]. The chemically ordered
covalent random network model describes the three-dimensional GexSe1−x network to be
built from GeSe4/2 tetrahedra, similar to the SiO2-network model. Ge-Ge and Se-Se bonds
or phase separations in the form of Ge- or Se-rich regions are assumed to be statistically
present defects [68]. The second model is the raft model supported by Phillips [69]. Here,
as well, the GeSe4/2 tetrahedra are covalently bonded, but they are arranged in layers
which equal crystalline GeSe2 in their atomic arrangement. Columns of corner-sharing
tetrahedra are cross-linked with edge-sharing tetrahedra. The layers are held together by
van der Waals forces, and they are terminated by Se-Se dimers. Contrary to the first model,
Se-Se bonds are part of the structure. Phillips suggests a phase-separated structure with
Ge2Se6/2 ethane-like chains that correlate with the Se-rich rafts. In this network, Ag2Se
crystallites with a conductivity of 2 S/cm are formed. Fischer-Colbrie et al. [67] confirm
Kastner´s prediction from 1978 [70]: one Se-Ag covalent bond per each injected Ag atom
in GeSe2 is detected, three dative Se-Ag bonds form, and Ge-Ge bonds are created when
Ag is added to the chalcogenide glass. Nevertheless, as stated by Frumar et al. [72], the
expected coordination number of Ag in chalcogenide glasses is 4, but typically values of 3 or
3.5 are found experimentally. The authors explain this observation by a lack of accessible
chalcogens close to the Ag+ ions especially in case of a high Ag+ concentration. This
observation is supported by Kozicki et al., who found that Ag incorporation in GexSe1−x
is a self-limiting process [71]. Due to a limited number of undercoordinated or free Se, Ag
incorporation in Ge0.3Se0.7 is limited to 33 at.%. The authors also measured the size of the
Ag2Se clusters that form inside the chalcogenide glass. They found that clusters with a
diameter of 7.5 nm still have a spacing of 1.5 nm which is sufficient to keep the doped glass
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in a high resistive state with a resistivity of 100 Ωcm or higher. The off state of a memory
cell with such an electrolyte is shown in Fig. 2.12 (a).
Several chalcogenide glasses can be used in ReRAM devices based on metallic filament
formation and rupture. The most prominent ones are Ag2S, CuS, GexS1−x, and GexSe1−x.
Compounds of the form Ag(Cu)2+δX (X = S, Se, or Te) are mixed conductors whith both,
mobile ions and conduction electrons. The leakage current in these materials is high,
and resistive switching is usually observed with write currents in the upper micro- to
milliampe`re range [40]. Regarding low power consumption, ternary phase-separated glasses
with highly conducting Ag(Cu)2+δX clusters are more promising. Glasses with a Ag content
higher than 5 at.% are already good ionic conductors, and for more than 30 at.% they are
called superionic conductors. With increasing Ag concentration the activation energy for
Ag+ diffusion decreases [72]. Values of 0.33 - 0.38 eV are reported for a Ag content of
10 - 25 at.% in Agx(Ge0.25Se0.75)100−x glasses [73]. Still, due to separated A2X (X = Se or
S) clusters the glass matrix remains highly resistive. Sulfide glasses show a temperature
stability of up to 400°C which is higher than what selenides can withstand [71]. The
resistance of GexS1−x glasses is 50 times higher than the GexSe1−x resistance. Furthermore,
the ion mobility in the sulfides is by a factor of 10 smaller than in the selenides [71],
probably due to larger bond lengths in GexSe1−x glasses [74]. The latter are therefore more
promising for faster switching processes. An ion mobility of 10−3cm2/Vs is reported for
Ag0.33Ge0.2Se0.47 [71]. Hence, at electric fields of 10
5 V/cm switching times below 10 ns
are expected, if the distance that the metal ions have to bridge is below 10 nm. This is a
reasonable value, because the distance between the conducting Ag2Se clusters is smaller
than 10 nm, and metal ions are present in the electrolyte. A coordinated ion motion
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Figure 2.12: Schematic of a GexSe(1− x) film
in (a) the off state with Ge-rich regions between
highly conductive Ag2Se clusters and (b) the on
state due to Ag bridging the clusters.
can be expected with ions that do not
have to pass the whole film but only the
short Ge-rich regions between the conduct-
ing clusters. The on state after bridging
the Ag2Se clusters is schematically shown
in Fig. 2.12 (b).
Ge0.3Se0.7 is the material of choice in
this study. For comparison, the appli-
cation of SiO2 films in memory devices
is also studied. Memory cell fabrication
and the characterization methods are pre-
sented in the next chapter. The results of
the investigation on resistive switching in
Ag/Ag-Ge-Se/Pt and Cu/SiO2/Pt memory
cells are discussed in Chapter 4 and 5.
3 Experimental
Nothing is too wonderful to be true if it be
consistent with the laws of nature, and in
such things as these, experiment is the best
test of such consistency.
(Michael Faraday, 1849)
The fabrication processes for electrochemical metallization memory devices are described,
and the different analysis methods are presented in this chapter. The core part of the
memory cell consists of a metal/insulator/metal stack. Because of the drive towards a
continuously increasing memory density, this material stack has to become ever thinner.
This requires well controlled thin film deposition, lithography and etching processes, which
are described in this chapter. Various thin film characterization techniques are presented
including non-destructive methods such as X-ray techniques as well as destructive methods
such as focused ion beam cross-sectioning or time of flight secondary ion mass spectroscopy.
Finally, the electrical characterization is introduced for testing the functionality of the
memory cells.
3.1 Fabrication Processes
3.1.1 Thin Film Deposition
In this study, thin films were deposited by physical vapor deposition (PVD), in the following
referred to as sputtering, and thermal evaporation.
Two sputtering processes are distinguished: dc (direct current) sputtering is based on
the supply of a dc voltage, respectively power, and is used for the deposition of electrically
conducting materials. Pt, Cu, and TiO2 thin films were deposited by dc sputtering. The
latter was deposited in a reactive sputtering process: a Ti target was used and O2 was
injected into the chamber during deposition. A schematic of the sputter chamber used in
the course of this work is given in Fig. 3.1 (a). The sample was loaded via the load lock,
and after evacuation it was transferred by the robot arm to the chamber with the desired
target. All sputter chambers were separated by a shutter from the transfer chamber so
38 3 Experimental
Load
lock
Transferchamber
Sputter
chamber
Shutter
Robot arm
(a) (b)
Figure 3.1: Schematic of (a) a sputter chamber and (b) an rf sputter process.
that each target was protected from particles and gas inlets from the adjacent chambers.
Insulating materials are sputtered by radio frequency (rf) sputtering, in this study in
combination with a magnetron to enhance the deposition rate. A schematic of the rf
sputter process is shown in Fig. 3.1 (b). An Ar plasma is ignited between the target and
the grounded sample holder. Ar+ ions knock out atoms or molecules from the target which
(a) (b)
Figure 3.2: Deposition parameters of Ge0.3Se0.7 thin films. (a) Dependence of the deposition
rate on the sputter power for a chamber pressure of 2µbar. (b) Dependence of the deposition rate
on the chamber pressure for a sputter power of 16 W. The gas flow corresponding to the chamber
pressure is given in sccm.
3.1 Fabrication Processes 39
(a) (b)
Figure 3.3: SiO2 deposition parameters. (a) Deposition rate in dependence of the rf power at
a chamber pressure of 17.2µbar, and (b) deposition rate in dependence of the chamber pressure
at an rf power of 300 W. The gas flow corresponding to the chamber pressure is given in sccm.
deposit on the substrate thereby growing a thin film. For a more detailed description of
the sputter process the interested reader may refer to Ref. [75]. Ge0.3Se0.7 as well as SiO2
were deposited by rf sputtering. The former was usually deposited at 16 W and a chamber
pressure of 3.2µbar while the latter needed powers of 300 W or higher at a chamber pressure
of 5.84µbar.
Figure 3.4: Schematic of a chamber without
load lock for the thermal evaporation of metals.
A new sputter process for the Ge0.3Se0.7
deposition had to be developed. The
Ge0.3Se0.7 target was very brittle, and low
powers had to be used to prevent crack for-
mation in the target. The deposition rate
was mainly influenced by two parameters:
power and chamber pressure. Fig. 3.2 (a)
shows the linear dependence between de-
position rate and rf power. Usually, 16 W
and 20 sccm (standard cubic centimeters
per minute) Ar flow were used. Fig. 3.2 (b)
shows that with increasing chamber pres-
sure the deposition rate of Ge0.3Se0.7 de-
creased. This was due to the decreased
mean free path at higher pressure so that
within the same time frame less target par-
ticles arrived at the sample. The influence
of power and chamber pressure on the SiO2
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deposition rate is shown in Fig. 3.3 (a) and (b). Usually, 300 W and 10 sccm Ar flow were
used for deposition.
Metals such as Cu, Ag, or Au have a sufficiently low melting point for thermal evapo-
ration. A schematic of the evaporation chamber is given in Fig. 3.4. Cu and Ag targets
were used in this study. The deposition rate was measured by a quartz crystal. The cur-
rent flow through the target crucible controlled the deposition rate. Until stabilization, a
shutter protected the sample from metal deposition. As soon as the desired deposition rate
was reached, the sample was turned over the target, and thin film deposition began. This
chamber allowed for the deposition of only one material per evaporation process.
An overview over all deposition parameters is given in Appendix D.
3.1.2 Optical Lithography
Optical lithography was used for the definition of hole structures (vias) in an insulating
Si3N4 layer and for the top electrode definition. The exact sample structures used in this
study are described below. In general, positive and negative optical lithography processes
are distinguished. The former describes the case in which the chromium structures on the
lithography mask appear as resist structures on the sample after development. In the latter
case, the resist structures on the sample equal the inverse of the chromium structure on
the mask. Fig. 3.5 schematically shows the result of a positive and a negative process using
the same mask.
The following parameters were used for optical lithography. The photo resist AZ 5214E
(Clariant), a resist for both, positive and negative, processes, was spun on the samples at
4000 rounds per minute (rpm) for 30 s. The resist was baked at 90°C for 5 min and then
exposed to UV light in a Karl Su¨ss MA6 maskaligner for 12 s or 34 s in case of a negative
or positive process, respectively. In case of a negative process, the samples were baked at
120°C for 1 min after UV light exposure and then again exposed to UV light without mask
for 2 min. For both, the positive and the negative process, the developer AZ 326 was used
for 55 s.
(a) (b) (c) (d)
Figure 3.5: (a) Photo resist spun on a sample. (b) UV light exposure through a quartz mask
with chromium structures. (c) Result of a positive and (d) a negative optical lithography process
using the same mask.
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3.1.3 Reactive Ion Beam Etching
In case of Ge0.3Se0.7 -based memory cells, it was necessary to insulate each memory cell
from the neighboring cells. This was mandatory to prevent excess metal migration from
the top electrode into the chalcogenide film and to ensure that the memory state of the
adjacent cells was not influenced during electrical characterization. Ge0.3Se0.7 was therefore
embedded into vias in Si3N4, which were defined by optical lithography and etched by
reactive ion beam etching (RIBE) in an Oxford Instruments Ionfab300plus. The RIBE
process is an anisotropic etching process, which results in steep side walls. CF4 was used
as process gas for etching Si3N4 and by rotating the sample at 10 rpm and a gas flow of
10 sccm, an etch rate of 10.6 nm/s at a power of 104 W was achieved. As will be described
below, different process flows, i.e. different sequences of optical lithography, etching and
thin film deposition processes, led to the same memory cell structure.
Initially, it was not clear whether sputtered Ge0.3Se0.7 was sensitive to the chemicals used
during optical lithography, and therefore two processes for the Ag top electrode fabrication
were compared: a lift-off process in acetone and isopropanol was compared to an Ar ion
etching process. The Ar ion beam reached the sample under 90° and at a sample rotation
of 10 rpm and an Ar flow of 10 sccm an etch rate of 1nm/s at 160 W was achieved for Ag
thin films. A detailed description of the different process flows is given in Appendix A−C.
An overview over thin film deposition, lithography as well as etching processes for nano-
electronic devices can be found in [75].
3.1.4 Memory Cell Preparation
Non-volatile memory cells based on the formation and dissolution of a conductive filament
basically consist of three layers: an inert electrode followed by a solid electrolyte layer and
an oxidizable top electrode. In this study, three different memory cell layouts were used.
The first and simplest layout, shown in Fig. 3.6 (a), consisted of a continuous bottom
electrode, a continuous solid electrolyte layer and structured top electrodes. Only one
lithography and lift off process was needed, namely for the definition of the top electrodes.
The top electrodes had a diameter of 75µm, 100µm, 150µm, 250µm, 500µm, and 1150µm.
The advantage of this cell structure was the fast and easy fabrication process, but it was not
suitable for all materials. Whereas memory cells based on SiO2 could be fabricated this way,
cells based on Ge0.3Se0.7 required the solid electrolyte to be embedded into an insulator.
This was necessary, because of the high mobility of metal ions in the chalcogenide layer and
therefore highly probable cross talk between the investigated top/bottom electrode pair in
case of a continuous electrolyte layer.
Fig. 3.6 (b) shows the memory cell structure using an insulating layer with vias which
were filled by the solid electrolyte. These devices needed at least two lithography, one
42 3 Experimental
(a) (b) (c)
Figure 3.6: Schematic of the different cell structures. (a) Continuous electrolyte layer and top
electrodes with a diameter of 75µm - 1130µm; (b) electrolyte embedded in an insulator layer
with 2.5µm - 50µm wide vias; (c) bottom electrode plug with a diameter of 90 nm.
etching and one lift-off process. This design resulted in well separated and smaller memory
cells. The lower limit of the structure shown in Fig. 3.6 (a) was defined by the minimum
size of the top electrode that still could be contacted by probe needles. In case of the via
structures, far smaller memory cells could be achieved with vias measuring 2.5µm, 5µm,
10µm, 25µm, and 50µm in diameter.
Fig. 3.7 (a)-(c) show a top view, line scan and cross section of a typical memory cell
with a via diameter of 50µm. A Pt protection layer was deposited to prevent the Ag top
electrode from oxidation. The line scan, taken by a Veeco Dektak3-30ST profilometer shows
that the Pt/Ag stack next to the via was much higher than on top of the via, although
the difference between the Si3N4 and Ge0.3Se0.7 layer thickness was only 10 nm. This gives
a first hint towards a fast diffusion of Ag into Ge0.3Se0.7, which will be discussed in more
detail in Chapter 4 .
The memory cells with via structures were prepared in three different ways which are
shown in more detail in Appendix A−C, respectively. The main differences between the
three process flows were the chemicals and the temperature which the solid electrolyte layer
was exposed to. In general, the solid electrolyte should not have had contact to the photo
resist developer used in this study (AZ 326, Clariant) because it can dissolve Ge0.3Se0.7.
Therefore, Process Flow 1 would have been only suitable for memory cells using SiO2 as
active layer.
Process Flow 2 circumvented the problem with the developer but in this case the solid
electrolyte/oxidizable electrode stack was exposed to 90°C during the lithography process
which was necessary to define the etching mask for the RIBE process. This led to enhanced
metal diffusion into the electrolyte layer before electrical characterization.
In Process Flow 3 the top electrodes were immediately defined after the vias were etched,
and the solid electrolyte and top electrode material were deposited directly one after an-
other. The memory cells were well insulated from each other, and they were not exposed
to any temperature treatment before electrical characterization. Therefore, Process Flow
3.2 Analysis Methods 43
20 mµ
Linescan
(a) (b)
200 nm
Si N3 4
via
(c)
Figure 3.7: (a) Optical microscope top view on a Ag-Ge-Se cell with a Pt/Ag top electrode. (b)
Surface profile of the cell shown in (a) taken by a Dektak profilometer. (c) SEM cross section of
a memory cell.
3 was the fabrication route of choice.
Fig. 3.6 (c) shows a cell structure very similar to the one shown in Fig. 3.6 (b). Top
and bottom electrodes were separated by an insulator layer, but the solid electrolyte layer
was deposited with the same mask as the top electrode. The cell size was defined by the
bottom electrode plug, which had a diameter of ∼90 nm. Samples with pre-structured
bottom electrodes and in photoresist defined top electrodes were delivered by Samsung
Electronics, Korea so that only the solid electrolyte and top electrode deposition and the
following lift-off process remained for a successful sample preparation. These samples were
used for memory cells with SiO2 as active layer.
3.2 Analysis Methods
3.2.1 Surface Analysis by Atomic Force Microscopy
Atomic force microscopy (AFM) was used to investigate the surface of the different material
layers deposited in the course of the memory fabrication process. Since the devices in this
work consisted of several layers, the smoothness of each thin film was critical for the overall
functionality of the memory cell, because inhomogeneities from an underlying layer would
have disturbed the film growth on top.
The quality of an AFM measurement is critically dependent on the scan area and the scan
speed. The faster the AFM tip moves over the sample the less sensitive the measurement
is to the surface roughness. In this study, an SIS PicoStation was operated in non-contact
mode. The cantilever was 225µm long and had a frequency range from 146 to 236 kHz. The
faster the measurement was done, the smoother the film surface seemed to be. Fig. 3.8 (a)
shows the root mean square value of the surface roughness (rms) of a 100 nm Pt film,
deposited on an Si/SiO2/TiO2 substrate and scanned on an area of 5*5µm
2, dependent on
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Figure 3.8: (a) Surface roughness of a 100 nm Pt film in dependence on the scan rate for an
AFM scan on 5*5µm2. (b) Surface roughness of a 100 nm Pt film versus the scanned area. The
scans were performed at a rate of 0.8 lines/s.
the scan rate (in lines/s). Fig. 3.8 (b) shows the surface roughness of the same sample for
a scan rate of 0.8 lines/s in dependence on the scanned area. Both measurements showed
that the AFM became less sensitive with increasing scan speed. For comparable results,
all measurements were performed at a rate of 0.2 lines/s on an area of 5*5µm2.
AFM measurements revealed an rms value below 0.5 nm for the Si/SiO2 substrate.
Ge0.3Se0.7 thin films deposited directly on this substrate had the same surface roughness
and the rms value did not show any significant deposition power-, pressure- or thickness-
dependence. These results were promising for memory cell preparation, and a homogeneous
coverage of the rougher Pt bottom electrode (Fig. 3.8) was achieved as well.
SiO2 thin films for application in Pt/SiO2/Cu memory cells were sputtered at variable
deposition rates. After deposition, the samples were annealed in Ar atmosphere at temper-
atures up to 600°C. As can be seen in Fig. 3.9 (a) and (b), neither the deposition power nor
the annealing temperature showed a noticeable influence on the surface roughness, which
was sufficiently low for a homogeneous top electrode deposition.
Conductive atomic force microscopy (CAFM) was used to investigate the size of the
filaments that grew in Ge0.3Se0.7-based memory cells. CAFM allows for the combina-
tion of topography measurements and electrical characterization of resistive samples [76].
In contrast to standard AFM, a conductive cantilever is employed. In this study, a Jeol
JSPM-4210A CAFM with a Pt-coated Ir tip was used. Area scans in contact mode ranging
from 4*4µm2 down to 10*10 nm2 were performed on a biased sample and with a grounded
cantilever. Furthermore, electrical characterization with the CAFM tip fixed on the sur-
face was done to investigate single filament formation and rupture. The results of these
measurements are presented in Section 4.2.6.
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(a) (b)
Figure 3.9: (a) SiO2 surface roughness in dependence on the sputter power. The films were not
annealed. (b) SiO2 surface roughness in dependence on the annealing temperature. The films
were sputtered at 300 W, 10 sccm Ar flow.
3.2.2 Thickness Measurements by X-Ray Reflection Analysis
Both thin films investigated in this study, Ge0.3Se0.7 and SiO2, were amorphous and there-
fore did not show any peaks in X-ray diffraction measurements. Nevertheless, under glanc-
ing incident angle, X-rays were used for thickness measurements. X-ray reflection (XRR)
analysis has two advantages: the method is non-destructive, and film thicknesses down to
2 nm can be measured which is not possible with a cross sectional view on the sample by
scanning electron microscopy.
The principle of XRR measurements is shown in Fig. 3.10. The beam reaches the sample
under the glancing incident angle ω, which is equal to the reflection angle Θ. Below a
critical angle Θc<0.5° total reflection occurs. X-rays are reflected at interfaces due to
different electron densities in the two adjacent layers. The detector rotates twice as fast
as the sample, and the intensity of the reflected beam is measured as a function of 2 Θ.
For angles>Θc, angle-dependent interferences are measured, because the incident beam is
reflected at the surface and at the underlying layer. The period of the interferences allows
for the calculation of the film thickness d according to Bragg´s law [81]. The interference
Figure 3.10: Schematic of an XRR mea-
surement. The incident beam angle ω is
equal to the reflection angle Θ. The de-
tector rotates twice as fast as the sample
and the intensity is measured as a function
of 2 Θ. Sample
Beamsource
Detector
w Q=
Q
2Q
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maximum m is found at:
mλ ≈ 2d
√
Θ2m −Θ2c (3.1)
with λ denoting the X-ray wavelength. From Eq. 3.1 follows for the film thickness:
d ≈ mλ
2
√
Θ2m −Θ2c
(3.2)
The thickness can be calculated from the difference of two adjacent maxima:
d ≈ λ
2
1√
Θ2m+1 −Θ2c −
√
Θ2m −Θ2c
(3.3)
d ≈ λ
2
1
Θm+1 −Θm =
λ
2
1
∆Θ
(3.4)
XRR measurements were done with a Philips X´Pert diffractometer. X-rays with a wave-
length of 0.15 nm were used. XRR was used for non-destructive thickness measurements
during the development of the sputter process for Ge0.3Se0.7 as well as for SiO2 thin films.
A pre-condition for a successful XRR measurement is a very smooth surface, because oth-
erwise the incident beam is strongly scattered, and the interferences are no longer visible.
An AFM measurement of a 126 nm thick SiO2 layer on a 17 nm thin TiO2 film showing a
surface with an rms value smaller than 0.2 nm can be found in Fig. 3.11 (a). The two layers
were deposited on an Si/SiO2 substrate. An example for an XRR measurement on this
0
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(a) (b)
Figure 3.11: (a) AFM image of a 126 nm sputtered SiO2 film on a 17 nm thin TiO2 layer;
rms<0.2 nm allowing for XRR analysis. (b) Thickness measurement of the film stack described
in (a) by XRR analysis. The inset shows an enlarged part of the oscillations and the relevant
angle values: ∆Θ1 for the SiO2 and ∆Θ2 for the TiO2 thickness calculation.
3.2 Analysis Methods 47
layer stack is shown in Fig. 3.11 (b). The interferences of the two top layers are superposed:
the thicker SiO2 film shows a much shorter period, denoted by ∆Θ1, than the thinner TiO2
film with a higher value for ∆Θ2.
XRR is not only a method for determining the film thickness. This technique can also be
used to calculate the thin film density. This is particularly interesting for the comparison
of thin films that have undergone different temperature treatments or for the comparison
of the thin film density with the sputter target density. The important parameter for
this calculation is the critical angle Θc. According to Eq. 3.5 [81], the density ρ can be
calculated from
ρ =
piΘ2c
r0λ2
1
NA
A
Z
(3.5)
with critical angle Θc, wavelength λ, Avogadro constant NA, electron radius r0, and A and
Z being atomic and mass number, respectively.
Figure 3.12: SiO2 thin film density dependent
on the annealing temperature.
Porous thin films show a better ion con-
ductivity than dense films. Ge0.3Se0.7 is al-
ready a good Ag ion conductor, but den-
sity measurements by XRR additionally re-
vealed that the chalcogenide thin film was
rather porous, too: the thin film density of
∼ 3.57 g/cm3 was by 25 % smaller than the
target density.
SiO2 thin films were annealed at temper-
atures up to 600°C to prove the CMOS-
compatibility of the memory fabrication
process. XRR density measurements
showed a shift in Θc corresponding to
denser films for higher annealing tempera-
tures. This trend is shown in Fig. 3.12 The
effect on the electrical characteristics is dis-
cussed in Section 4.2.3.
3.2.3 Time of Flight Secondary Ion Mass Spectroscopy
After device fabrication, Ag was incorporated in the Ge0.3Se0.7 thin film without further
UV light exposure or temperature treatment. As will be shown in Section 4.2.1 an electro-
forming step, during which Ag was removed from the memory cell, was necessary prior to
device operation. Excess metal ion migration into the active layer was prevented by includ-
ing an oxide layer in the chalcogenide film [84]. The corresponding process flow is depicted
48 3 Experimental
in Fig. 3.13 (a). To show that the oxide layer was localized and oxygen did not diffuse into
the Ge0.3Se0.7 film, time of flight secondary ion mass spectroscopy (ToF SIMS) [78] was
utilized.
A depth profile of the memory cells together with a chemical analysis of the stacked
thin films was gained with a dual beam ToF SIMS IV (ION-TOF GmbH). This way, the
presence of the diffusion barrier was confirmed. The raster size was 400*400µm2 with
a sputtering beam of 1 keV Cs+ primary ions and a beam current of 64 nA. An area of
150*150µm2 was analyzed with a pulsed Au+ ion beam. Fig. 3.13 (b) shows the result of
the ToF SIMS analysis of a Ge0.3Se0.7 film on a Pt substrate with a well defined oxide
diffusion barrier. This measurement further revealed that germanium as well as selenium
was homogeneously distributed throughout the film. Together with X-ray fluorescence
analysis this showed that the sputter process transferred the target material Ge0.3Se0.7
stoichiometrically to the sample.
(a) (b)
Figure 3.13: (a) Process flow for memory cell fabrication with an oxide diffusion barrier. (b)
ToF SIMS analysis of a Ge0.3Se0.7 layer with an oxide layer as diffusion barrier. For clarity,
symbols are only shown at every 30th data point.
3.2.4 X-Ray Photoelectron Spectroscopy
The ToF SIMS analysis gave depth information on the different materials present in the
memory cell, but it did not give information on chemical bonds. Therefore, ToF SIMS
alone did not allow to identify the oxide layer as a germanium or a selenium oxide. X-ray
photoelectron spectroscopy (XPS) is a surface analysis method which enables the charac-
terization of chemical compounds with a depth resolution of 4 nm to 6 nm [79].
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(a) (b)
Figure 3.14: XPS analysis of a Ge0.3Se0.7 thin film surface. (a) Se 3d peak of a fresh surface
and a surface exposed to ambient atmosphere. (b) Ge 2p peak of a fresh surface and a surface
exposed to ambient atmosphere. GeO2 was formed at the exposed surface.
To analyze the composition of the oxide layer, a Ge0.3Se0.7 film surface was oxidized
in ambient atmosphere. The oxidized sample was compared with a fresh sample. XPS
measurements were performed on these samples using a PE XPS 5600 (Physical Electronics,
USA) equipped with a monochromatic Al kα radiation source. Spectra were corrected for
charging by shifting the Se 3d5/2 peak to the reference value of GeSe (54.5 eV). Fig. 3.14 (a)
shows the Se 3d peak for both samples. The exposed surface induced a slightly broader
peak for Se, which was due to different charging conditions and therefore a broader energy
distribution of the emitted photo-electrons. A clear difference was detected for the Ge 2p
peak, which is shown in Fig. 3.14 (b). Exposure to ambient atmosphere resulted in the
formation of GeO2; this was evident from the additional peak at 1220.7 eV.
3.2.5 Rutherford Backscattering Spectroscopy
ToF SIMS analysis had shown the homogeneous distribution of germanium and selenium
throughout the chalcogenide thin film, but without a reference standard or additional X-
ray fluorescence measurements, it was impossible to quantify the exact content of each
element. Therefore, Rutherford backscattering spectroscopy (RBS) was used. During an
RBS measurement, He ions are directed onto a sample, and the energy distribution and
the yield of the backscattered He ions at a given angle is recorded. Depth profiles can be
obtained, because the backscattering cross section for each element is known.
Measurements were done with a primary beam of 1.4 MeV He+ ions. The beam dose
was 50µC/cm2. The backscattered ions were detected under 170° with a detector that had
a resolution of 10 keV. To prevent channeling effects, the ion beam reached the samples
under 7° tilted from the normal direction. Furthermore, the sample was rotated by 30°
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in 1° steps during the measurement. A detailed description of the high precision 5-axes
RBS/channeling goniometer for ion beam analysis can be found in [82].
Firstly, the stoichiometry of sputtered Ge0.3Se0.7 and SiO2 thin films was confirmed.
Then, the different glass layers with Ag or Cu thin films on top were investigated to
determine whether metal had diffused into the chalcogenide or oxide film after fabrication.
As will be discussed in Section 4.2.1 and Section 5.1, Ag easily diffused into the Ge0.3Se0.7
thin film without any thermal treatment or UV light exposure, while no Cu was detected
within the SiO2 layer.
3.2.6 Cross Section Investigation by Scanning Electron Microscopy and Focussed
Ion Beam Analysis
Electrochemical metallization memory cells show resistive switching due to metallic fila-
ment formation and rupture. In vertically integrated cells these filaments are not directly
visible. Scanning electron microscopy (SEM) allows for the imaging of nanometer-sized
structures. Combined with a focussed ion beam it is possible to create defined cross sec-
tions of memory cells for the investigation of metallic structures between top and bottom
electrode.
In the course of this work, a Hitachi S4100 SEM was used at the Research Center Ju¨lich,
and a FEI xT Nova NanoLab 200 SEM was used at the Arizona State University (ASU).
The latter was combined with a Ga source for focussed ion beam scans and/ or cuts. A
schematic of the sample adjustment in the microscope is shown in Fig. 3.15 (a). SEM images
were usually taken with an acceleration voltage of 10 kV and a beam current of 98 pA, and
cross sections were milled with an acceleration voltage of 30 kV and a beam current between
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Figure 3.15: (a) Schematic of the sample adjustment in the FIB miller & SEM (adapted from
[80]). SEM cross section image of (b) an erased and (c) an over-written 50 nm Cu-SiO2 memory
cell [84]. The bright spots indicate a higher metal content. A thin Au layer was deposited for
improved imaging.
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50 pA and 100 pA. Ag has a high mobility in chalcogenide glasses. Because Ag was already
present in the solid electrolyte film after fabrication, and the top electrode was also made of
Ag, clusters grew rapidly below the electron beam that charged the chalcogenide thin film.
As the newly grown clusters could not be distinguished from clusters present after device
fabrication or grown after switching the device to the on state, SEM was not an appropriate
method to visualize metallic filaments in chalcogenide glasses. Nevertheless, lateral dendrite
growth, as discussed in Section 4.1, could be well investigated. The mobility of Cu in SiO2
is much lower than the mobility of Ag in Ge0.3Se0.7 or Ge0.2S0.8. Cross sectional images of
an erased and an overwritten Cu-SiO2 cell gave a first impression on the higher Cu content
in written devices. Fig. 3.15 (b) and (c) show the respective SEM images. The bright spots
within the oxide layer indicate metallic cluster within the film.
3.2.7 Electrical Characterization
Ge0.3Se0.7 is a solid electrolyte with a dielectric constant of ∼6.2, which was calculated
from capacitance-frequency (C-f) measurements (HP 4284A precision LCR-meter) in the
frequency range from 0.5 kHz to 1 MHz. The C-f measurement on a Pt/Ge0.3Se0.7/Pt
cell with a 50 mV ac voltage at 1 V bias is shown in Fig. 3.16. The chalcogenide layer
was 50 nm thin, and the cell had a diameter of 50µm. Ge0.3Se0.7 showed a high con-
ductivity for Ag ions, but below the switching voltage of several hundred millivolts the
Pt/Ge0.3Se0.7/Ag cell was highly insulating. The same held true for Pt/SiO2/Cu memory
cells. Most electrical measurements were done in quasi-static double sweep mode using an
Figure 3.16: C-f measurement on a
Pt/Ge0.3Se0.7/Pt cell. The dielectric con-
stant was calculated from the capacitance
measured on a device with a via diameter of
50µm and an electrolyte thickness of 50 nm.
Agilent B1500 semiconductor analyzer. In
this mode, the voltage was increased step-
wise with a minimum voltage difference of
1 mV and a minimum delay time of 1 ms.
Especially in the off state, where the leak-
age current was in the pico- to femtoampe`re
range, the delay time was automatically set
to a higher value to ensure a low noise level.
Fig. 3.17 shows a basic sweep measurement.
A schematic of a typical current-voltage
measurement of an electrochemical metal-
lization cell is shown in Fig. 3.18 (a) includ-
ing all critical parameters. Setting a proper
current compliance during the write process
was extremely important for two reasons:
first, to demonstrate multi bit data storage
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Figure 3.17: Basic sweep measurement (adapted from [83]).
by variation of the write current, and second, to protect the memory cell from an on state
which was not erasable anymore. The compliance value was set accurately by +/- 12.5 %
in the range up to 10 nA, and for higher currents the setting accuracy was +/- 2.5 % of
the measurement range. It is important to note that as soon as the current compliance
was reached, the analyzer decreased the applied voltage, and the measurement turned
from being voltage-driven to being current-driven (although typically, most published data
show a seemingly further increasing voltage as long as the current compliance is held, see
e.g. [15], [18], or [36]). Measuring the actual applied voltage by a four-point setup after
the current compliance was reached was important, because this gave information on the
stability of the on state. Fig. 3.18 (b) shows schematically what the ”true” current-voltage
characteristic looked like when plotting the current versus the actual applied voltage. As
(a) (b)
Figure 3.18: (a) Current-voltage measurement as shown by the analyzer. (b) Corrected current-
voltage measurement taking the voltage drop into account that occurs as soon as the current
compliance is reached.
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soon as the write voltage was reached, a resistance change occurred: the current jumped
to the compliance value, and due to the decreased sample resistance after switching, the
actual applied voltage was lower than the switching voltage. The number of voltage steps
in the measurement was fixed. If the resistance of the sample was constant, the voltage
remained at the value Vhold = Icompliance*Ron for as long as the double sweep measurement
took to fall below this value on its way back to the starting point. If the resistance changed
while the current compliance was held, the actual applied voltage changed correspondingly.
Especially, SiO2-based memory cells showed the potential for extremely low write cur-
rents. For low noise measurements with write currents in the picoampe`re range, a Keithley
4200 semiconductor characterization system was used. Voltage- as well as current-driven
quasi-static measurements were performed at room temperature, and the critical switching
parameters were compared. Furthermore, by heating the analyzer´s chuck, device opera-
tion at elevated temperatures up to 130°C was investigated.
Integrated memory cells are usually controlled by voltage pulses. Therefore, an Agilent
81110A pulse-/pattern generator together with a Tektronix TDS6804B oscilloscope was
used to investigate the dependence between switching voltage and switching speed. The
pulse width was decreased down to 20 ns, and amplitudes up to 4 V were used.
The results of the electrical characterization are presented in Chapter 4 and 5.
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4 Resistive Switching in Ag-Ge-Se
Truth and clarity are complementary.
(Niels Bohr, 1927)
Germanium selenide and silicon dioxide show very similar switching characteristics when
layers of these materials are sandwiched between an inert electrode, e.g. platinum, and an
oxidizable electrode made from silver or copper. In this chapter, the results of the thin film
and memory device characterization of Ag-Ge-Se- based cells are discussed in detail with
an emphasis on the electrical characterization. The change between two or more resistance
states in the electrochemical memory devices is explained by metal ion migration and the
formation and dissolution of a conductive filament. This explanation is supported by the
results of CAFM analysis which allowed for the visualization of local growth and dissolution
of conductive filaments.
4.1 Dendrite Growth between Lateral Structures
The switching mechanism in Ag-Ge-Se- and Cu-SiO2-based memory devices is supposed to
be based on metal filament formation and rupture as introduced in Section 2.1.1, pp. 27.
For device application, these memory cells are typically vertically integrated which makes a
direct observation of the filament growth difficult. Therefore, a model system was prepared
at the Arizona State University, Center for Solid State Electronic Research: lateral struc-
tures were fabricated with a Ag-saturated Ag-Ge-S electrolyte between a Ag electrode and
a W probe needle as counter electrode. GexS1−x- and GexSe1−x-based cells show similar
switching characteristics [94] so that the results obtained from samples with Ag-Ge-S as
solid electrolyte could directly be transferred to Ag-Ge-Se cells.
The electrodes had a distance of approximately 370µm. By application of -4 V to the W
electrode, dendrite growth starting from the W probe could directly be observed under an
optical microscope. Fig. 4.1 shows SEM micrographs of such a dendrite taken with different
magnifications after the measurement. Since no lateral confinement was provided, dendrite
branches grew in all directions but preferably towards the Ag electrode where the electric
field was strongest. When the dendrite touched the Ag electrode, the current suddenly
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Figure 4.1: Dendrite growth between a W probe needle and a Ag electrode on Ag-Ge-S with
-4 V applied to the W electrode. (a)-(c) show continuously zoomed-in SEM images of a dendrite
and the electrode/dendrite interface. (d)-(e) show at higher magnification that the Ag electrode
was consumed by the dendrite. Still, also Ag from the electrolyte layer contributed to the dendrite
growth as cracks in the electrolyte surface were visible as shown in image (e). (f) Current-time
characteristics during dendrite growth.
increased, and instead of reaching a constant value, the current oscillated. This behavior
is shown in Fig. 4.1 (f). The reason for these oscillations is immediately visible in the SEM
micrographs: no stable contact between the dendrite and the electrode was established.
Instead, the dendrite consumed the Ag electrode by further growing. Fig. 4.1 (d) and (e)
show that the Ag electrode was consumed. Furthermore, cracks appeared on the underlying
electrolyte, probably because Ag from the electrolyte also contributed to the dendrite
growth. Under reversed bias the dendrite disappeared mainly due to Ag diffusion into
the electrolyte, and the damages in the Ag electrode remained. These first observations
of dendrite growth and dissolution in lateral structures showed that, when investigating
vertical structures, switching had to be well controlled to prevent cell failure by Ag top
electrode damage. As will be shown in the following sections, this protection was realized
by time control and write current limitation.
It was shown that dendrite growth in lateral structures was supported by Ag from the
electrode as well as from the electrolyte. This observation fits into the model that in vertical
structures the Ag electrode as well as Ag2Se clusters present in the solid electrolyte are
a source for Ag ions. Nevertheless, Fig. 4.2 (a) and (b) show that the observations made
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in lateral structures could not directly be applied to vertically integrated memory cells.
While in lateral structures dendrite growth appeared on the electrolyte surface, in vertically
integrated memory cells dendrite growth occurred through the solid electrolyte.
A cross section through the dendrite/electrolyte stack, as shown in Fig. 4.2 (c), gave a
first impression what filament formation in vertical structure might look like. There was
no voltage applied to the sample shown in Fig. 4.2 (c), but the electron beam was sufficient
to lead to Ag cluster formation in the electrolyte [85] with Ag probably coming from the
electrolyte itself as well as from the dendrite, which served as top electrode. It is easy to
imagine that under the application of an appropriate bias, these clusters align to form a
filament which links top and bottom electrode.
Obviously, SEM was not an appropriate tool to investigate existing filaments in the
electrolyte, because filaments, which were formed before SEM imaging, could not be dis-
tinguished from Ag clusters formed under the electron beam. In Section 4.2.6, visualiza-
tion of filament growth and dissolution in vertical structures by conductive atomic force
microscopy is demonstrated.
5µm
(a)
500nm
(b) (c)
Figure 4.2: (a) SEM image of a dendrite grown between a W probe needle and a Ag electrode
on Ag-Ge-S. (b) shows the edge of the dendrite on the electrolyte surface. (c) FIB cross section
of the dendrite. The dendrite layer on top served as Ag source for Ag cluster growth in the
electrolyte layer under the electron beam.
4.2 Resistive Switching in Vertically Integrated Ag-Ge-Se Layers
Resistive switching in Ag-Ge-Se-based memory devices is only possible in asymmetrical
cells with an inert and an oxidizable electrode. The current density-voltage characteristics
of a symmetrical Pt/Ge0.3Se0.7/Pt cell are shown in Fig. 4.3 (a). The cell with a diameter of
5µm and a solid electrolyte thickness of 45 nm was highly insulating between -6 V and +6 V
at room temperature. Because Ge0.3Se0.7 is a p-type semiconductor [86], the conductivity
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(a) (b)
Figure 4.3: (a) Current density-voltage characteristics of a Pt/Ge0.3Se0.7/Pt cell measured at
room temperature. The asymmetry is probably due to the sputter deposition of the Pt top elec-
trode, which leads to different Ge0.3Se0.7/Pt interface properties at the top and bottom electrode.
The inset shows the characteristics of a Ag/Ag-Ge-Se/Pt cell with a much higher leakage current.
(b) Current density in the Pt/Ge0.3Se0.7/Pt cell measured at 4.5 V and in the Ag/Ag-Ge-Se/Pt
cell measured at -2.4 V shown on half-logarithmic scale versus 1/T. The corresponding activation
energies calculated from the slope of the graphs are also given.
increased with increasing temperature. By plotting the current density on half logarithmic
scale versus 1/T, as shown in Fig. 4.3 (b), an activation energy of 0.83 eV was calculated
from the slope of the graph.
Ag/Ag-Ge-Se/Pt cells showed a smaller activation energy due to Ag-Se cluster formation
and thereby an increase of the conductivity. Measurements under negative bias applied to
the Ag top electrode yielded an activation energy of 0.63 eV after removal of mobile Ag
ions from the solid electrolyte. The corresponding current density-voltage and ln(current
density)-1/T graphs are shown in Fig. 4.3 (a) (inset) and (b).
After device fabrication with Ag top electrodes, mobile Ag ions were found in the memory
cell, which had to be removed to decrease the leakage current and thereby allow for smaller
write currents. This process is referred to as electroforming and is described in more detail
in the following section.
4.2.1 Forming Process
A lot of memory cells which show bipolar switching due to filament formation and rupture
require an electroforming process prior to normal device operation [87,88]. This also holds
true for Ge0.3Se0.7 - and SiO2 - based memory cells. It is still under discussion how exactly
the materials are changed during the forming process, but the general idea is that a first
filament is formed [20], often under application of a voltage higher than the switching
4.2 Resistive Switching in Vertically Integrated Ag-Ge-Se Layers 59
voltage, and this filament is repetitively switched later on.
In Ge0.3Se0.7 a different situation was encountered after device fabrication. Even with-
out further temperature treatment or UV light exposure, Ag easily diffused from the top
electrode into the electrolyte. This behavior was observed qualitatively already by mea-
surements with a surface profilometer over a memory cell (p. 42, Fig. 3.7 (b)). Fig. 4.4 (a)
shows the RBS spectrum of a 60 nm Ge0.3Se0.7 film with a 15 nm Ag film on top. Ag
was homogeneously distributed in the chalcogenide film. This led to a rather high leakage
current in the Ge0.3Se0.7 -based cells after device fabrication which only allowed for write
currents higher than 200 nA, as shown in Fig. 4.4 (b). There were two ways to reduce the
leakage current: diffusion throughout the Ge0.3Se0.7 film could be prevented by a diffusion
barrier, and/or an electroforming process was used to drive Ag out of the chalcogenide layer
before device operation. The first approach was already discussed in the experimental part
(p. 47). By interruption of the Ge0.3Se0.7 deposition and introduction of oxygen into the
chamber, a GeO2 layer was formed on the film surface. This layer prevented excess Ag
diffusion into the chalcogenide film, but also increased the voltage for switching to the on
state from ∼ 50 mV to ∼ 200 mV. Because GeO2 can be rather porous [89], a subsequent
electroforming process further decreased the leakage current.
The electroforming process in Ag-Ge-Se memory cells differed from electroforming in e.g.
cells based on Al2O3 [88] in the sense that the first current-voltage cycle did not lead to the
formation of a first filament, but this cycle was used to drive Ag out of the chalcogenide
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Figure 4.4: (a) RBS spectrum of a 15 nm Ag layer deposited on 60 nm Ge0.3Se0.7. The measured
spectrum (black line) is in excellent agreement with the simulated layer stack (red line). Ag was
completely dissolved in the chalcogenide layer. (b) Electrical characteristics of a Ag/Ag-Ge-Se/Pt
cell with a diameter of 25µm without diffusion barrier. Low write currents were not feasible
because of high electronic leakage. The inset shows the complete current-voltage sweep on the
same scale.
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Figure 4.5: Current density-voltage characteristics of the electroforming process in (a) Ag/Ag-
Ge-Se/Pt and (b) Cu/Cu-Ge-Se/Pt cells with varying diameter. Ag was the preferred electrode
due to lower leakage currents and a higher yield of functional devices per sample.
layer. The Ag electrode was biased, and a current-voltage sweep starting from 0 V towards
negative potentials and back to 0 V was run. The corresponding current density-voltage
characteristics for cells with four different diameters are shown in Fig. 4.5 (a). More Ag
diffused into the Ge0.3Se0.7 film in cells with a bigger diameter, which resulted in higher
currents during electroforming. The amount of Ag diffusing into the chalcogenide layer
was proportional to the cross sectional cell area, and therefore, the current density was
cell size-independent. The first current peak at ∼ -0.5 V most probably corresponded to
a charging current as described in Section 2.1 (p. 25), which became more important at
higher scan rates. The second current peak at ∼ -1 V corresponded to a redox process in the
chalcogenide layer. Ag2Se clusters easily formed due to Ag diffusion into the Ge0.3Se0.7 film
(p. 34). Therefore, most probably, the current peak at -1 V corresponded to the breaking of
Ag-Se bonds, and a Faradaic current due to Ag diffusion to the top electrode was measured.
The differentiation of the charging and the Faradaic current is depicted in Fig. 4.6 (a)
for an electroforming scan at a rate of 0.2 V/s. The charging current was in the lower
nanoampe`re range, which is too high considering a dielectric with a permittivity of ∼6
(Ge0.3Se0.7), 50 nm film thickness, and a cell diameter of 2.5µm. As the charging current
was detected for voltages <-0.2 V, it was assumed that not a mere electronic charging
current of the Ag-doped Ge0.3Se0.7 layer was measured. After device fabrication, Ag had
diffused into the chalcogenide film in which mobile Ag coexisted with Ag2Se clusters [71].
Probably, redox reactions started at voltages <-0.2 V oxidizing Ag to Ag+ ions within
the glass layer. These ions might have contributed to the formation and charging of a
capacitance within the Ag-Ge-Se film at voltages -0.5 V<V<-0.2 V. The formation of Ag+
ions at a voltage value of ∼-0.2 V is a reasonable value, as resistive switching due to Ag
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(a) (b)
Figure 4.6: Electroforming of a 2.5µm device. (a) Electroforming scan at 0.2 V/s with labelled
charging current ic and Faradaic peak current ip. (b) Charging and peak current dependence on
the scan rate. ic showed a linear dependence on the scan rate, while ip showed a square root
behavior typical for Faradaic currents.
electrode oxidation, Ag ion migration, and filament formation in Ag-Ge-Se memory cells
is observed at ∼0.2 V in quasi-static measurements. Fig. 4.6 (b), confirms two different
current contributions: while the charging current showed the expected linear dependence
on the scan rate, the peak current had a square root-dependence. The latter is typical
for Faradaic currents as described by the Randles-Sevcˇic Equation (Eq. 4.1). The second
forming cycle also towards negative potentials did not show any current peaks anymore,
because the Ag+ ions had migrated to the top electrode, where they were reduced to Ag.
For comparison, cells with a Cu top electrode were also fabricated. As shown in Fig. 4.5 (b),
these cells showed a much higher current density during forming and also a higher leakage
current afterwards. More devices failed due to short circuits directly after fabrication so
that Ag was preferred to Cu, and Ag/Ag-Ge-Se/Pt cells were studied in more detail.
Electroforming experiments were also performed by constant voltage application for 60 s.
A consecutive current-voltage measurement was used to check whether the electroforming
had been successful. Fig. 4.7 (a) shows the current-time characteristics for voltages between
-0.2 V and -3 V. At -0.2 V a very small constant leakage current was detected. For higher
voltages a gradual decrease of the current with time was found. The higher the voltage
was, the higher was the initial current, but the current decrease was faster. A voltage
smaller than the voltage for which the first current peak in quasi-static measurements
appeared, ∼ -0.5 V, did not lead to electroforming. Fig. 4.7 (b) shows the results of the
current-voltage measurement after constant voltage application. -0.2 V were insufficient to
form the devices. In case of -0.6 V, the charging current decreased, but the peak current
remained unaffected. If mobile Ag and Ag2Se coexisted in the glass matrix, -0.6 V applied
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(a) (b)
Figure 4.7: Electroforming of Ag/Ag-Ge-Se/Pt cells with constant voltages. All measurements
were done on fresh cells. (a) Current-time characteristics during constant voltage application. (b)
Current-voltage measurement after constant voltage application to check whether electroforming
was successful.
for 60 s were sufficient for the oxidation of a portion of the Ag atoms within the glass
and Ag+ ion transport to the top electrode, but the Ag2Se clusters were not affected.
Therefore, the charging current was reduced and the peak current remained unchanged.
After the application of -1.2 V the peak current vanished, but a hysteretic characteristic of
forward and backward scan was still visible suggesting residual Ag+ ions in the glass, and
above -2 V electroforming was successful. These results confirmed that the electroforming
process was an electrochemical process that required certain threshold voltages to initiate
redox reactions and ion migration.
The forming characteristics strongly resembled cyclic voltammetric curves for liquid cells
with a three electrode setup [37] where current peaks correspond to oxidation and reduction
processes. The concentration of the reacting species can be calculated from the Randles-
Sevcˇic equation for irreversible processes:
ip = 0.4958 ∗ (Fn)
3/2
(RT )1/2
Ac0(αD0v)
1/2 (4.1)
and
c0 =
ip(RT )
1/2
0.4958 ∗ (F n)3/2(αD0v)1/2A (4.2)
with peak current ip, concentration c0, Faraday constant F, gas constant R, temperature T,
number of electrons involved in the transfer processes n, transfer coefficient α, electrode area
A, diffusion constant D0, and scan rate v. The diffusion constant was set to 5.41*10
−10cm2/s
according to Ref. [73], and the transfer coefficient was set to 0.18 according to Ref. [90]
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(a) (b)
Figure 4.8: (a) Current-voltage characteristics of the electroforming process in a Ag/Ag-Ge-
Se/Pt cell with a diameter of 2.5µm and 45 nm chalcogenide film thickness. The voltage was
increased step-wise at a rate of 10mV/delay time. The higher the delay time was, i.e. the lower
the sweep rate was, the lower was the peak current. (b) Maximum possible Ag concentrations in
the Ge0.3Se0.7 film for 20 nm and 30 nm thin Ag top electrodes in comparison to the calculated
Ag concentrations obtained from the peak current values measured in (a).
with the correction for single instead of double ionized atoms. The peak current density
ip/A was extracted from measurements with variable scan rate, which then allowed for the
calculation of the concentration. Fig. 4.6 (b) and Fig. 4.8 (a) show the decrease of the peak
current with increasing ramp time as predicted by Eq. 4.2. Although the measurements
were not done in a three electrode setup, a rough estimation of the Ag concentration in
the chalcogenide layer may be gained by the the peak current evaluation.
The RBS spectrum in Fig. 4.4 (a) showed that a 15 nm Ag film completely dissolved
into 60 nm Ge0.3Se0.7. The film thickness ratio was chosen in a way to get good resolution
in the measurement system. If a 20 or 30 nm thick Ag film had been completely dis-
solved in a 45 nm Ge0.3Se0.7 layer, the theoretically highest possible concentrations would
have been ∼3.0*10−2mol/cm3 or ∼4.6*10−2mol/cm3, respectively. Fig. 4.8 (b) shows the
maximum possible and the measured concentrations in dependence on the scan rate. Com-
parison of the maximum values with the values measured via the peak current method
showed two things: first of all, the maximum values were much higher, which led to the
conclusion that not the complete Ag top electrode was dissolved in the chalcogenide film.
Secondly, the measured values were nearly the same for both top electrode thicknesses;
c∼ 2.3*10−2mol/cm3. Therefore, the chalcogenide film must have been saturated with Ag
at room temperature. Otherwise, the sample with the thicker top electrode would have
had a higher Ag concentration.
Temperature-dependent electroforming experiments confirmed that not the whole Ag
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(a) (b)
Figure 4.9: Electroforming of Ag/Ag-Ge-Se/Pt cells at elevated temperatures. (a) Electro-
forming at room temperature before and after heating a Ag/Ag-Ge-Se/Pt sample with a 30 nm
thick Ag electrode and a via diameter of 5µm to 120°C. (b) Electroforming sweeps measured at
elevated temperatures.
electrode had diffused into the Ge0.3Se0.7 film after device fabrication. After heating the
device to 120°C and then cooling it down to room temperature again, the electroforming
characteristic showed a peak current 2.1 times higher than the value measured on samples
without temperature treatment. The Ag concentration in the chalcogenide layer was there-
fore also by a factor of 2.1 higher. The electroforming characteristics of a sample with and
without temperature treatment are shown in Fig. 4.9 (a).
Furthermore, temperature-dependent electroforming measurements gave a rough mea-
sure of the thermal stability of the memory devices. As the current during forming sig-
nificantly increased with increasing temperature, stable resistance states at elevated tem-
peratures could not be expected. Because Ge0.3Se0.7 is a semiconductor, samples with Pt
electrodes on both sides also showed a thermally activated current as shown in Fig. 4.3 (b).
Nevertheless, in case of samples with Pt and Ag electrodes, no difference between the first
and the second forming sweep existed at temperatures above 60°C. Because of this, the
increased current could not have been a mere electronic effect. In both sweeps a hysteretic
curve was observed. Hence, with increasing temperature, Ag ions were more mobile, and
electrochemical re-deposition of Ag at the top electrode was accompanied by a thermal
dissolution of the top electrode. Therefore, the Ag concentration in the chalcogenide film
did not change during electroforming, and low write currents were not feasible. Fig. 4.9 (a)
shows electroforming cycles for temperatures between 90°C and 120°C. The higher metal
dissolution and ion mobility at elevated temperatures are deleterious for memory devices.
Due to an increased metal concentration in the solid electrolyte, the off resistance would
change, and small filaments would immediately dissolve due to the higher ion mobility.
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4.2.2 Quasi-Static Electrical Characterization
In quasi-static electrical measurements voltage or current was increased step-wise with
delay times in the range from milliseconds to seconds. With these measurements the
critical parameters, such as switching voltage to the on state (Von), switching voltage to
the off state (Voff ), write current (Iwrite), erase current (Ierase), on resistance (Ron), and
off resistance (Roff ) could clearly be observed.
A typical current-voltage measurement of a Ag/Ag-Ge-Se/Pt cell and the corresponding
resistance-voltage characteristic are shown in Fig. 4.10 (a) and (b), respectively. The sweep
started from -0.2 V, went up to 0.5 V and then back to -0.2 V. 0.2 V is a typical value for
Von in sweep experiments. It is higher than the value of 50 mV found for memory cells
without a diffusion barrier as reported in the previous section. The increase in switching
voltage was correlated to the GeO2 layer, which posed a barrier for the Ag ions. A write
current of 100 nA was sufficient for a resistance ratio between off and on state of more than
∼ 4 orders of magnitude. A high resistance ratio is advantageous, because it simplifies the
read out operation of memory cells.
The Ag/Ag-Ge-Se/Pt cells were highly resistive in the off state with Roff > 1 GΩ. Due
to resolution limitations of the measurement setup, the exact off resistance could not be
measured. The size of Ron was determined by the filament dimensions, which in turn were
controlled by the magnitude and duration of the write current. Because of extremely low
leakage, the write current could be decreased down to 1 nA as shown in Fig. 4.11 (a). The
write current limitation resulted in a drop of the applied voltage as soon as the compliance
value was reached. While a constant current was applied, the formerly voltage-driven mea-
(a) (b)
Figure 4.10: (a) Current-voltage and (b) resistance-voltage characteristic of a Ag/Ge0.3Se0.7/Pt
cell with an electrolyte thickness of 55 nm and a via diameter of 2.5µm. The sweep direction is
indicated by the arrows.
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(a) (b)
Figure 4.11: Resistive switching with a write current of 1 nA in a 2.5µm cell with a Ge0.3Se0.7
thickness of 50 nm and a 50 nm Ag top electrode. (b) Resistive switching with a write current
of 10µA. As soon as the current compliance was reached, the actual applied voltage started to
decrease gradually and the measurement was current-driven.
surement turned into a current-driven measurement. This behavior was already described
in Section 3.2.7 and is shown in Fig. 4.11 (b). The voltage did not drop to a constant value
but gradually decreased, which corresponded to a decreasing resistance, as long as the cur-
rent compliance was held. As long as charge was supplied, the filament continued to grow
laterally.
Besides voltage-driven measurements also current-driven measurements were performed.
Figure 4.12: Voltage- and current-driven elec-
trical characterization of a 2.5µm Ag/Ag-Ge-
Se/Pt cell with a chalcogenide thickness of
55 nm.
The current was increased step-wise at a
rate of 100 nA/10 ms, and the voltage was
measured. For comparison, typical current-
voltage characteristics of both experiments,
voltage- and current-driven, on a Ag/Ag-
Ge-Se/Pt cell with a diameter of 2.5µm and
an electrolyte thickness of 55 nm are shown
in Fig. 4.12. The values for the switching
voltages perfectly coincided, and instead of
a write current limitation, which was actu-
ally set by the maximum value during the
current sweep, a limitation for the voltage
during switching off had to be set. Other-
wise, an unlimited voltage increase led to a
breakdown of the memory cell.
Resistive switching was supposed to be
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(a) (b)
Figure 4.13: Current-driven electrical characterization of a 2.5µm Ag/Ag-Ge-Se/Pt cell with a
Ge0.3Se0.7 thickness of 55 nm. (a) Influence of the delay time and (b) influence of the maximum
current on Ron, Ioff−on and Ion−off .
based on metallic filament formation and rupture. As these filaments were made from
reduced Ag+ ions, the supplied charge determined the filaments´ dimension and thereby
the value of Ron. The amount of charge was controlled by the sweep rate, i.e. current and
delay time. Fig. 4.13 (a) and (b) show that in current-driven sweep experiments an increase
in the delay time or the maximum sweep current led to a decrease in Ron. At the same
time, Ierase increased due to the rupture of a stronger conductive path. Similar observations
were made for voltage-driven measurements, which will be discussed in more detail in
Section 4.2.5. Theoretically, it should be possible to calculate the filament diameter from
the amount of charge supplied during writing. In practice, this was not possible, because
the electronic contribution to the overall current was very high, and the mere ionic current
could not be extracted.
Endurance tests on solid electrolyte-based memory cells have shown resistive switching
for more than 1010 cycles [15]. As shown in Fig. 4.14 (a), the devices investigated in this
study showed resistive switching up to 104 cycles. The switching voltage, defined as the
voltage where the current compliance was reached, remained constant, but the on resistance
slightly increased. The current-voltage measurement in the beginning and at the end of
the endurance test can be found in Fig. 4.14 (b). After 104 cycles, switching was still
observed, but the leakage current increased significantly resulting in a strongly decreased
off/on resistance ratio. While a ratio of more than four orders of magnitude was measured
in the beginning, the ratio dropped to a value of ∼2 at 20 mV after 104 cycles. A possible
explanation for the device failure is the high Ag diffusion and concentration in the solid
electrolyte. An insufficient erase cycle could lead to leftovers from the metallic filament
in the chalcogenide layer, which increased electronic leakage. Less ionic current flew, and
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(a) (b)
Figure 4.14: (a) Endurance test on a Ag-Ge-Se cell with a 2.5µm via and a 55 nm thick solid
electrolyte. The switching voltage was constant, but the on resistance slightly increased with
increasing number of cycles. (b) Current-voltage measurement performed in the beginning and
at the end of the endurance test shown in (a). The leakage current increased significantly.
therefore, a weaker filament was formed, which explained the higher on resistance. The high
thin film porosity, as described in Section 3.2.2 (p. 47), supported this failure mechanism
as Ag from the electrode easily diffused into the chalcogenide film.
Another reason for cell failure were defects, which resulted in very similar current-voltage
characteristics as the stress induced by several thousand cycles. Especially, when the sam-
ples were exposed to humid ambient atmosphere before top electrode deposition, elec-
trical characteristics as shown in Fig. 4.15 (a) were found. The memory cells could still
be switched, but only with high write currents, and the resistance ratio significantly de-
creased. Under negative potentials, not only when switching off but also during the back-
ward sweep, a peak current was measured for small voltages. This effect was also found
by Symanczyk [91], who explains it by defects in the chalcogenide layer. Nevertheless, he
proposes to make use of this effect in non-volatile memory devices.
The film thickness ratio was also a source for device failure. If the top electrode was
too thick, the risk of short circuits due to excess silver diffusion into the chalcogenide layer
was very high. If the top electrode layer was too thin, there was not enough metal for
filament formation. This situation is shown in Fig. 4.15 (b) for a Ag:Ge0.3Se0.7 ratio of
1:2. When the Ag electrode was positively biased, Ag ions obviously contributed to the
overall current, because a rather high leakage current was measured, but switching was not
observed. Instead, during the first, and even more pronounced during the second sweep
towards positive potentials, current oscillations occurred. These oscillations were due to
small electrodeposits that formed and which were immediately dissolved again because of
the high current density.
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(a) (b)
Figure 4.15: (a) Defects in the chalcogenide layer prevented the memory cell with a diameter
of 25µm from being properly switched off at a write current of 1µA. The inset shows successful
resistive switching with a write current of 50µA. (b) Current response of a Ag/Ag-Ge-Se/Pt cell
with a Ag: Ge0.3Se0.7 ratio of 1: 2. Due to a lack of Ag in the system, a filament could not be
formed even above the threshold voltage, and the cell could not be switched on.
In summary, quasi-static electrical characterization on Ag/Ag-Ge-Se/Pt cells revealed
switching voltages of a few hundred millivolts and write currents that could be decreased
to the lower nanoampe`re range. These parameters showed that the memory cells allowed
for extremely low power operation. Still, the endurance characteristics have to be improved,
e.g. by an optimized Ag:Ge0.3Se0.7 thickness ratio and/or by adjusted sputter conditions for
the deposition of denser chalcogenide thin films. Next to a high endurance, temperature
stability is important for future memory integration. Temperature-dependent resistive
switching in Ag/Ag-Ge-Se/Pt cells is discussed in the next section.
4.2.3 Temperature Dependence
Temperature stability is a crucial condition for the application of a new memory technology.
The highest temperatures are usually reached during the fabrication process, in which a
material stack should withstand 600°C [1]. This is a difficult requirement to be fulfilled
by memory devices based on chalcogenide glasses. For Ag-doped Ge0.3Se0.7, a temperature
stability up to 200°C is reported [66], and Ag-doped Ge0.2S0.8 is supposed to be stable up
to 370°C [95]. Hence, in case of a CMOS integration of these materials, the BEOL process
has to be adjusted.
Temperature stability during device operation was tested on Ag/Ag-Ge-Se/Pt cells with
a solid electrolyte thickness of 55 nm. As the device density on computer chips steadily
increases, temperature cross talk is a critical issue. Devices should withstand 100°C during
operation [1], i.e. in case of memory cells, both, on and off state, have to be temperature-
70 4 Resistive Switching in Ag-Ge-Se
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Figure 4.16: (a) Current at -2 V measured at elevated temperatures. The inset shows electro-
forming sweeps starting from 0 V for temperatures between 90°C and 120°C. (b) Corresponding
off resistance at -2 V of a 5µm Ag/Ag-Ge-Se/Pt cell at temperatures up to 120°C.
stable. Experiments on temperature-dependent electroforming of Ag-Ge-Se cells have al-
ready shown the cell behavior at elevated temperatures (p. 64). Fig. 4.16 (a) shows the
current in a 5µm cell at -2 V measured at temperatures between 25°C and 120°C. The
inset shows the current-voltage sweep, known from the electroforming experiments (p. 64).
The current at -2 V was measured during the forward scan, because electroforming was not
successful at elevated temperatures, and the hysteresis was not only measured in the first,
but also in all subsequent sweeps.
With increasing temperature the current increased corresponding to a decreasing resis-
tance. The off resistance-temperature behavior is shown in Fig. 4.16 (b). The off resistance
at -2 V fell by two orders of magnitude with increasing temperature up to 120°C. This was
not only attributed to the semiconducting behavior of Ge0.3Se0.7, but also to an increased
Ag dissolution into the chalcogenide layer. The additional Ag dissolution can be deleteri-
ous for the memory cell for three reasons. Firstly, in case of excess Ag dissolution, the top
electrode might be damaged. Secondly, the film can be over-saturated with Ag decreasing
the off state to a value that makes a distinction from the on state impossible. Thirdly, if
the cell is in the on state and more Ag diffuses into the chalcogenide layer, the on resistance
is lowered. If the memory cell is supposed to operate as a multi bit data storage device,
as described in Section 4.2.5 later on, a changed on resistance makes it impossible to dis-
tinguish the different on resistance states. Nevertheless, the inset in Fig. 4.16 (a) shows a
significant current increase for voltages higher than -1 V. Because in quasi static measure-
ments, switching took place between -0.1 V and 0.25 V, a sufficiently low leakage current
allowing for repetitive switching at temperatures >100°C was still expected.
Fig. 4.17 (a) shows current-voltage measurements performed with variable write currents
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Figure 4.17: (a) Current-voltage and (b) resistance-voltage plot of switching at 130°C with
variable current compliance in a 5µm Ag/Ag-Ge-Se/Pt cell. 50µA were insufficient for a stable
on state.
at 130°C. Fig. 4.17 (b) shows the corresponding resistance-voltage plots. As expected, the
leakage current was sufficiently low for a clear distinction between on and off state. Still,
compared to measurements at room temperature, much higher write currents were required
for a stable on state, ”stable” meaning that an erase process under negative bias was still
observed. Even in case of a write current of 50µA, the on state was lost before negative
voltages were applied. Sweeps with higher currents, up to 250µA, showed the typical
current-voltage behavior, but the erase currents were very small (<25µA). Furthermore,
the on state was only stable for a few minutes, before the off state was attained. These
results suggest that a higher Ag ion mobility at elevated temperatures easily led to filament
dissolution, especially, when the forward bias was switched off.
Volatile resistive switching in Ag/Ag-Ge-Se/Pt memory cells with write currents in the
upper microampe`re range was demonstrated at 130°C. Measures for a higher temperature
stability are the following: Firstly, a decreased cell size could lead to a higher stabilization
of the filament, because it would grow along the via or pore walls. Secondly, the application
of a dual-layered electrolytic cell might lead to an enhanced temperature stability [92,93].
In this case, two inert electrodes are used, an ion-activated layer, here the Ag-Ge-Se film,
serves as ion source, and a thin barrier layer, e.g. GdxO1−x, between the electrolyte and
one of the electrodes is the part in which switching occurs due to metal filament formation
and rupture. This barrier layer does not necessarily reduce the switching speed, because it
is only a few nanometers thin, and hence, the applied electric field is high. The switching
speed in electrochemical metallization memory cells is discussed in the following section.
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4.2.4 Switching Speed
The switching speed in Ag-Ge-Se-based memory cells was expected to be high due to the
good ion conductivity of the chalcogenide glass. First, quasi-static measurements were
performed to investigate whether the switching voltage was affected by the sweep rate. In
Fig. 4.18 (a) current-voltage characteristics are presented, which were obtained at sweep
rates between 0.2 V/s and 1 V/s. As the voltage was constantly increased in 5 mV steps,
the sweep rate was set by the delay time. A higher delay time and thereby lower sweep
rate resulted in a decreased switching voltage. Thus, the switching process was governed
by the electric field as well as time.
At the same time, lower sweep rates resulted in lower on resistances, as shown in
Fig. 4.18 (b). As soon as the current compliance was reached, the sweep turned from a
voltage- to a current-driven measurement. In case of lower sweep rates, more charge was
supplied, and hence, stronger filaments with a lower resistance could grow. A similar
situation was already encountered in current-controlled measurements (Fig. 4.13 (a)).
Fig. 4.19 (a) shows the voltage for switching to the on state dependent on the sweep rate.
While the sweep rate was varied over two orders of magnitude, from 0.01 V/s to 1 V/s, the
switching voltage only increased by a factor of ∼1.7, from ∼0.1 V to ∼0.17 V. Fig. 4.19 (b)
shows the corresponding dependence of the switching voltage on the delay time. Because
the sweep rate was defined by the delay time according to 5 mV/delay time, the switching
voltage decreased with increasing time. This plot was helpful for estimating the switching
voltage for ultra short pulse measurements. The inset in Fig. 4.19 (b) shows an exponential
(a) (b)
Figure 4.18: (a) Current-voltage measurements with variable sweep rate on a 2.5µm Ag/Ag-
Ge-Se/Pt cell with a 45 nm thick chalcogenide layer. The voltage was increased step-wise in 5 mV
steps at variable delay time. The sweep rates are given in the graph. (b) Plot of the on resistance
versus the sweep rate on half logarithmic scale.
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Figure 4.19: (a) Switching voltage of a Ag/Ag-Ge-Se/Pt cell dependent on the sweep rate.
The faster the sweep was, the higher was the switching voltage. (b) Switching voltage of a
Ag/Ag-Ge-Se/Pt cell dependent on the delay time. The voltage was increased step-wise at a
rate of 5 mV/delay time. The inset shows the extrapolation of the measurement results to the
nanosecond range.
fit to the measured data. It was extrapolated to times in the nanosecond range. According
to this fit, pulse amplitudes below 1 V were sufficient for pulse lengths of a few nanoseconds.
This was a rough approximation as experiments with short pulses led to higher switching
voltages.
Quasi-static electrical characterization can give information on the minimum threshold
voltage necessary to induce switching. Still, because of a limited sweep rate, only pulse
measurements can truly reveal the minimum switching time of the memory devices. Before
fast pulse measurements were performed, measurements with a constant voltage applied
for several tens of seconds were run on electroformed Ag/Ag-Ge-Se/Pt cells. The constant
voltage was chosen to be smaller than the switching voltage observed in sweep measure-
ments, i.e. <0.1 V. The current response for voltages between 20 mV and 80 mV is shown
in Fig. 4.20 (a). Measurements were done on cells with 2.5µm vias filled with a 55 nm
thick chalcogenide layer. Below 70 mV no switching occurred within 100 s, but 80 mV
were sufficient to switch the device after 40 s. This result showed that slow sweep mea-
surements performed at a rate of 0.01 V/s did not reveal the minimum switching voltage,
and the question was raised, whether a threshold voltage for switching on truly existed or
whether very small electric fields were enough to align Ag and/or Ag2Se clusters to form
a filament. More measurements are necessary for meaningful statistics on the minimum
switching voltage.
Fig. 4.20 (b) shows the current response, and in the inset the charge measured up to
10 s, for the different voltages applied in the measurements shown in Fig. 4.20 (a). An
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Figure 4.20: (a) Constant voltage measurements with variable amplitude on a 2.5µm Ag/Ag-
Ge-Se/Pt cell with a 55 nm thick chalcogenide layer after forming. (b) Corresponding current-
voltage plot to the measurement shown in (a). The exponential current increase shows that the
current was not dominated by mass transport. The inset shows the exponential charge increase
with voltage. The high values suggest a considerable electronic contribution to the overall current.
exponential behavior, as depicted by the fit, between current or charge and voltage was
observed. The exponential increase clearly showed that the current flow was not limited by
the mass flow to the electrodes. Otherwise, a linear dependence would have been observed.
Nevertheless, the amount of charge was too high for a mere ionic current. Because a
significant electronic contribution had to be considered, the Butler-Volmer equation, as
introduced in Section 2.1, p. 23, was not applicable.
Ge0.3Se0.7 is such a good Ag ion conductor that voltage sweep measurements with delay
times ranging from 1 ms to 1 s did reveal only a slight variation in the switching voltage.
The delay time still sufficed for the formation of filaments in small electric fields. In case
of pulse measurements, the influence of the electric field on resistive switching in Ag-Ge-Se
became more obvious. The shorter the voltage pulse was, the higher the voltage amplitude
and thereby the electric field had to be. For 1 V pulses, the majority of devices required a
pulse length of several hundred nanoseconds. Higher voltages allowed for faster switching.
Switching was achieved in only 20 ns, but in this case, voltages up to 4 V had to be applied.
After the pulse measurement, the resistive state was checked by a negative current-voltage
sweep which also erased the cell. Fig. 4.21 (a) and (b) show the erase cycle after switching
with 1 V and 4 V, respectively. The switching pulses are shown as insets.
The erase cycles revealed that also for fast measurements a current compliance was
important if bipolar switching was the switching mode of choice. Pulse measurements were
done without current compliance, because a simple load resistor led to a distorted pulse
shape in case of fast switching. But when 1 V pulses longer than 500 ns were applied, the
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Figure 4.21: Current-voltage erase cycles after pulse measurements on a 2.5µm Ag/Ag-Ge-
Se/Pt cell with a 55 nm chalcogenide layer proving successful switching. The insets show the
write pulses. (a) In case of 1 V pulses the pulse length had to be extended. But without current
compliance, pulse lengths in the upper nanosecond range resulted in erase currents in the upper
microampe`re range suggesting unipolar switching. (a) 4 V pulses allowed for switching within
20 ns with erase currents of tens of nanoampe`res.
injected charge was sufficient to form a filament that had to be erased with currents in
the upper micro- to milliampe`re range suggesting the switching mode to be unipolar. Fast
pulse measurements with an equally fast current compliance, established e.g. by a transistor
circuit, are the focus of future work on Ag-Ge-Se-based memory devices. They will give a
deeper insight into the relationship between the switching voltage and the switching time.
4.2.5 Multi Bit Data Storage
To be competitive, future memory technologies have to show a high scalability in order to
achieve a high memory density. The prospect of high scalability of memory devices based
on Ag-Ge-Se is addressed in the next section. An alternative to shrinking the cell size for
an increased memory density is to enhance the number of states stored in each memory cell.
Electrochemical metallization memory cells are based on filament formation. The on state is
determined by the filament dimensions, and the size of the filament depends on the number
of contributing metal atoms. By limiting the charge during the switching on process, the
filament diameter and thereby the filament´s resistance is controlled. The charge can be
limited either through the write time or the current during the switching operation. The
variation of the on resistance over three orders of magnitude and thereby the storage of
eight different states, corresponding to three bits, has already been demonstrated [95].
Due to the extremely low leakage currents in the cells fabricated in this study, it was
possible to further decrease the minimum write current in Ag-Ge-Se memory cells: a current
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(a) (b)
Figure 4.22: Influence of the write current on (a) the on resistance and (b) the erase current.
The measurements were done on 25µm cells with 50 nm Ge0.3Se0.7 and 50 nm Ag top electrodes
at a rate of 10 mV/10ms. The slope of the fit on double logarithmic scale was <1 indicating
electrochemical processes dominating the switching off process.
of only 1 nA was sufficient to switch Ag/Ag-Ge-Se/Pt cells repetitively between on and off
state as shown in Section 4.2.2. By using a smaller write current less charge was supplied,
and therefore, the filament was thinner. According to Ohm´s law, this resulted in a higher
on resistance. Still, on resistances in the upper kiloohm to megaohm range due to small
write currents led to the, still open, question, what the filaments were exactly made of.
Merely metallic filaments would have shown much lower on resistance values so that two
other possible explanations might hold true: either the filament consisted of a chain of Ag
and Ag2Se clusters, or in case of small write currents a gap remained between the filament
tip and the Ag electrode defining the on resistance. Nevertheless, by variation of the write
current over more than five orders of magnitude the on resistance was shifted over the same
range [96]. Fig. 4.22 (a) shows this behavior for a memory cell with a diameter of 25µm
and an electrolyte thickness of 50 nm with a 50 nm thick Ag top electrode. Assuming that
three resistance states per decade can be distinguished [95], the memory cells presented in
this study allowed for the storage of at least 16 states, i.e. 4 bits. Still, this is a theoretical
value, as extremely high on resistances would lead to extremely long read out times. Hence,
memory cells operating within the full write current range would only find application in
niche products that do not require fast memory access.
So far, only the variation of the on resistance was discussed. In case of current-driven
measurements, the voltage for switching to the off state was varied. Similar to the write
current variation, it was investigated whether the variation of the switching off voltage
allowed for the tuning of the off resistance, e.g. in the sense of decreasing the fila-
ment diameter in a controlled way. The corresponding voltage-current characteristics
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Figure 4.23: Current-driven electrical charac-
terization with variable Voff of a 2.5µm Ag/Ag-
Ge-Se/Pt cell with a chalcogenide thickness of
55 nm. The off state was not tunable by varia-
tion of the voltage limitation.
are shown in Fig. 4.23. It was found that
the off resistance was not tunable at all.
As soon as the sudden voltage increase was
observed, the memory cell switched to one
defined off state no matter what level the
voltage was set to. Obviously, in all cases
the filament was completely ruptured.
Write currents >1 mA led to the growth
of very robust filaments. The connection
between filament and electrode could not
be dissolved electrochemically anymore. In
this case, Joule heating became the dom-
inant switching off mechanism. One indi-
cation for the transition from electrochem-
ical to thermal filament dissolution was the
erase current level. Memory cells with an erase current higher than the write current showed
unipolar off switching, i.e. off switching which was also possible under positive bias. To
demonstrate that over the whole current range the switching mechanism in Ag-Ge-Se-
based memory cells remained dominated by electrochemical processes, the erase current
was plotted versus the write current as shown in Fig. 4.22 (b) on double logarithmic scale.
The erase current was smaller than the write current over the whole range from 1 nA to
1 mA so that even for currents in the upper microampe`re range off switching was governed
by redox processes.
Electrochemical switching processes are advantageous for the reliability of the memory
cells. In case of off switching under positive bias due to Joule heating, the filament is not
ruptured in a way that Ag migrates back to the top electrode. Instead, metal ions diffuse
into the surrounding glass matrix thereby decreasing the off resistance of the cell. Due to
this, the off to on resistance ratio decreases, the read out operation becomes more difficult,
and device failure due to short circuits becomes more probable.
In this section, multi bit data storage by write current variation over more than five orders
of magnitude was demonstrated. This is one measure for increasing the memory density
on a chip. Another one is shrinking the cell size, which is discussed for Ag/Ag-Ge-Se/Pt
memory devices in the following section.
4.2.6 Scalability
A high scalability of novel memory technologies is crucial for future integration because of
shrinking feature sizes and the demand for an ever increasing memory density. The latter
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(a) (b)
Figure 4.24: Von as a function of (a) the Ge0.3Se0.7 film thickness (2.5µm via) and (b) the via
size (55 nm Ge0.3Se0.7 film thickness). Switching was cell-size and thickness-independent.
can be addressed by multi bit data storage as well as by decreasing the memory cell size.
High scalability includes lateral as well as vertical shrinking of the memory cell dimensions.
Most published data on resistive switching in metal-doped chalcogenide glasses are based
on memory cells with a 50 nm thick solid electrolyte layer [15], [18]. In this study, thickness-
dependent measurements were performed. Fig. 4.24 (a) shows the switching voltage in
dependence on the Ge0.3Se0.7 film thickness. The chalcogenide film thickness was varied
between 5 nm and 65 nm with adjusted Ag top electrode thicknesses. Even the 5 nm devices
showed repetitive resistive switching, although a slight shift towards smaller switching
voltages was observed. Keeping in mind that the distance between Ag2Se clusters in
Ag-Ge-Se layers was ∼ 5 nm [71], the introduction of chalcogenide layers thinner than
5 nm poses a challenge. Fig. 4.24 (b) shows the switching voltage versus the cell size. As
the switching mechanism depended on redox processes and single filament growth, the
switching voltages were not only thickness- but also cell size-independent.
For an easy memory cell operation, the switching voltages should also be constant for
different write currents. Fig. 4.25 (a) shows that Vwrite as well as Verase were independent
of the write current; only a slight increase in Verase was observed for currents in the upper
microampe`re range. To demonstrate the possible down-scaling potential of Ag-Ge-Se-
based memory cells, Ron was measured for different write currents and different cell sizes.
As described in Section 3.1, Ge0.3Se0.7 was integrated into vias with a diameter between
2.5µm and 50µm. The cell diameter varied by a factor of 20, and hence, the cross sectional
area of the memory cells varied by a factor of 400. In case of cell size dependence, the
on resistance should have varied by the same factor. Fig. 4.25 (b) shows the comparison
of Ron of the smallest and the biggest cell for different write currents. The resistance did
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(a) (b)
Figure 4.25: (a) The switching voltage did not change significantly for write currents varying
over six orders of magnitude. (b) On resistance ratio for a cell with a diameter of 2.5µm and a
50µm cell. A 400 fold decrease in area only resulted in a 5 fold increase in resistance demonstrating
cell size independence of the switching mechanism.
not vary by a factor of more than 5. Thus, resistive switching in Ag-Ge-Se cells was cell
size-independent, which suggested that only a single filament was switched in all cells.
The lower cell size limit is given by the minimum size of single filament. In Section 4.1 it
was shown that SEM was not the appropriate tool for the investigation of metal dendrite
growth in solid electrolytes, because metal clusters immediately formed below the electron
beam. Another way to visualize metal dendrite formation in solid electrolytes is Conduc-
tive Atomic Force Microscopy (CAFM). Normally, AFM is a tool for surface analysis. But
in combination with a conductive tip and the possibility of local current-voltage measure-
ments, topography changes can be related to conductivity changes. The conductivity only
changes, if the solid electrolyte between the tip on the surface and the bottom electrode is
altered.
The preparation of CAFM samples differed from the preparation of memory cells in
the sense that continuous layers were deposited, and the order of the the thin films was
reversed. A 50 nm Ag layer was evaporated as bottom electrode followed by a 50 nm
sputtered Ge0.3Se0.7 film. A GeO2 layer was included to prevent immediate Ag migration
to the surface [84]. An inert top electrode was not needed because the Pt-coated Ir tip
of the CAFM (Jeol JSPM-4210A) served as such. CAFM measurements with a grounded
tip were done in ambient atmosphere one day after device fabrication. The CAFM tip
scanned the sample surface in contact mode, and at the same time a voltage was applied
between the tip and the bottom electrode. This way, topography and current images of
the sample were obtained simultaneously [30]. A schematic of the measurement setup
is shown in Fig. 4.26 (a). When the Ag electrode was positively biased, ions migrated
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(a) (b)
Figure 4.26: (a) Schematic of a CAFM measurement. The Pt-coated Ir CAFM tip served
as inert counter electrode to the Ag bottom electrode. Under positive bias applied to the Ag
electrode, Ag ions moved to the tip where they were reduced and a filament started to grow. (b)
Ag-Ge-Se surface roughness in on and off state. The topography of a Ag/Ag-Ge-Se film stack
was measured on 1*1µm2 after writing with +150 mV and erasing with -250 mV. Due to filament
formation, the film showed a much higher roughness in the on state.
towards the film surface, where they were reduced at the CAFM tip. From there, filaments
grew through the chalcogenide layer leading to an increased surface roughness as well as to
localized conductive paths. Under reverse bias, the filaments were dissolved and the surface
smoothened. The change in surface roughness after application of +0.15 V and -0.25 V to
the Ag bottom electrode is shown in Fig. 4.26 (b).
Fig. 4.27 (a) - (c) show the different stages of the switching procedure. The topography
image is shown on the left side and the corresponding current image is shown on the right
side. Fig. 4.27 (a) shows the initial state of the sample scanned on an area of 750 * 750 nm2
with -40 mV applied to the Ag bottom electrode. The scan was performed line by line
with 256*256 lines per image and at a scan rate of 1 line/ 0.33 ms. Compared to the usual
memory samples, for which Ge0.3Se0.7 was deposited on a Pt bottom electrode with a
mean surface roughness < 1 nm, the chalcogenide film on Ag was rougher and had a mean
surface roughness >5 nm. The main reason for the higher surface roughness was the Ag
diffusion into the chalcogenide layer. Also, the evaporated Ag film was rougher than the Pt
bottom electrode. The older the samples were, the higher became the surface roughness,
and without the GeO2 diffusion barrier, Ag clusters were immediately visible on the film
surface. On the other hand, a fresh sample with oxide barrier had a homogeneous surface
and was highly insulating with a maximum current smaller than 1 nA measured at -40 mV
as shown in Fig. 4.27 (a). After reading the fresh sample, the same area was scanned with
+200 mV, and than it was read again with -40 mV. The result is shown in Fig. 4.27 (b).
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Figure 4.27: CAFM topography
image (left side) and current image
(right side) of (a) the fresh sample
read at -40 mV, (b) after writing with
200 mV, read at -40 mV, and (c) after
erasing at -250 mV, read at -40 mV.
Remains from the strongest topog-
raphy changes were still visible, but
the maximum current decreased from
26 nA to 0.3 nA and thereby nearly
reached the level of the fresh sample.
The figure clearly shows filament growth across the written area with filament diameters
up to 200 nm. These broad filaments with a maximum height of 180 nm could grow,
because no current compliance and no lateral confinement was provided during the scan.
The current image showed peaks of up to 26 nA corresponding to the topography changes,
which confirmed the growth of conductive paths through the chalcogenide layer. Filament
growth was reversible by scanning the written area with an erase voltage of -250 mV applied
to the Ag bottom electrode. The result is shown in Fig. 4.27 (c). Again, the image was
taken at -40 mV. The maximum detected current had decreased to 0.3 nA which is close to
the value measured on the fresh sample. Nevertheless, the topography changes were not
completely reversible.
On the micrometer scale, writing and erasing, i.e. filament formation and rupture, were
achieved on defined areas. Fig. 4.28 (a) and (b) show such current and topography images.
Starting with a written area of 4*4µm2, an area of 2*2µm2 was erased. Within the erased
part, filaments were grown on an area of 1*1µm2, which were again dissolved in the center
of this area. Because the scan rate was in all cases 1 line/ 0.33 ms, the time of voltage
application per measured point was longer the smaller the scanned area was. Therefore,
the written area in the center shows much higher current peaks than the outer written
part.
Fig. 4.27 as well as Fig. 4.28 show extreme changes in the surface topology after filament
formation. Strong topography changes in the vertical direction due to mass transport would
be rather deleterious for memory devices, because thin films on top of the memory cell
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(a) (b)
Figure 4.28: (a) Current and (b) topography image of written and erased areas on a
Ag/Ge0.3Se0.7 sample. Only the areas scanned by the CAFM were affected by the voltage appli-
cation (Vwrite=0.2 V, Verase=-3 V).
could suffer from extreme mechanical stress. Therefore, the switching voltage and a proper
write current limitation are crucial for a long life time. In the following measurements,
the maximum current through the solid electrolyte was limited by a series resistance. A
100 MΩ resistance was connected to limit the current to 10 nA at 1 V. Thereby, excessive
filament formation was prevented, and complete filament dissolution under negative bias
application was ensured.
Topography changes due to CAFM scans with variable write voltages are shown in
Fig. 4.29. Measurements were done with +100 mV, +200 mV, and +500 mV on 10*10 nm2
Figure 4.29: CAFM topography images after scans on an area of 10*10 nm2 of a Ag/Ge0.3Se0.7
sample with 100 mV, 200 mV and 500 mV. The higher the write voltage was, the broader the
filament became. -1 V was enough to completely erase the filament and turn the sample surface
back into its fresh state.
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Figure 4.30: Due to metal ion migration and
filament formation the topography of the sample
changed. The plot shows a line scan of the to-
pography change after a scan with 0.2 V on an
area of 100*100 nm2.
at a scan rate of 1 line/ 0.1 ms. Although
only an area of 100 nm2 was written, a much
bigger area was affected by filament growth
due to the electric field distribution and the
absence of a lateral confinement in the con-
tinuous chalcogenide layer. A significant
change in the maximum height was only
detected for the scan at 0.5 V, which also
resulted in a filament diameter of ∼200 nm.
Still, erasing at -1 V completely dissolved
the filament, and the sample was trans-
ferred back to the off state. These mea-
surements confirmed the results of the pulse
measurements on integrated memory cells,
which showed that higher voltages were
needed for faster switching. The CAFM results now showed that for the same switch-
ing time, i.e. for the same scan rate and scan area, higher voltages led to the growth of
bigger filaments. Obviously in both cases, the electric field was the crucial parameter for
the filament dimensions. The growth of filaments in the lateral direction is not critical. On
the contrary, for multi bit data storage it is even useful, because the cell resistance can be
tuned.
The scan on a small area already showed that single filament formation was possible,
(a) (b)
Figure 4.31: (a) Current-voltage and (b) resistance-voltage measurement on a single filament
that was first formed by scanning an area of 10*10 nm2 with 0.2 V on a Ag/Ge0.3Se0.7 sample. A
series resistance of 100 MΩ was connected. The arrows show the sweep direction. Current and
resistance are plotted versus the actual sample voltage (V=V(source)-V(100 MΩ)).
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although the diameter was still rather high. CAFM was also used to confirm that a sin-
gle filament was switchable. Fig. 4.30 shows a line scan over the area before and after
a filament was formed by a scan on 100*100 nm2 with 0.2 V and the 100 MΩ resistance
connected in series. A topography change was still visible, but it was by far not as dra-
matic as in Fig. 4.27, and the change was completely reversible. The CAFM tip was placed
on the spot where the former filament had grown. While the tip was fixed to this posi-
tion, current-voltage measurements from -1 V to 1 V and back to -1 V were performed, as
shown in Fig. 4.31 (a). The corresponding resistance-voltage characteristics are shown in
Fig. 4.31 (b). Initially, a low current was detected, but at ∼0.75 V the filament formed and
a sudden increase in current was observed. The filament was dissolved again under nega-
tive bias. These measurements looked very similar to those obtained in memory cells with
via sizes between 2.5µm and 50µm, which confirmed the proposed filamentary switching
mechanism. The write voltage of 0.75 V for local CAFM measurements was higher than
the 0.2 V which was usually observed in Ag-Ge-Se-based memory cells, and which was also
sufficient for the CAFM area scans presented before. A possible explanation is the sweep
rate which was by a factor of 10 higher for the local current-voltage measurements.
Single filament switching was demonstrated, but so far only after a filament had been
formed by an area scan. This kind of measurement still did not answer the question of a
lower scaling limit for memory cells based on Ag-Ge-Se. To further decrease the filament
(a) (b)
Figure 4.32: (a) Current-voltage and resistance-voltage plot of a CAFM measurement with the
Pt/Ir tip fixed on a fresh spot on the surface of a Ag/Ge0.3Se0.7 sample. A series resistance of
100 MΩ was used to limit the maximum current. Current and sample resistance (R=R(measured)-
100 MΩ) are plotted versus the voltage that was applied to the sample (V=V(source)-V(100 MΩ)).
(b) CAFM current image measured at 10 mV of the filament formed during the measurement
shown in (a). A filament with a diameter of less than 20 nm was grown which did not result in
any topography change.
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size, the CAFM tip was placed on a random spot on the Ag/Ge0.3Se0.7 sample and a current-
voltage sweep was measured. Again, a 100 MΩ series resistance was connected to limit the
current in case of a short circuit through the chalcogenide layer. As shown in Fig. 4.32 (a)
the sample was initially in the high resistance state. By application of ∼1.1 V to the
Ag bottom electrode, the current suddenly increased to 10 nA and the sample resistance
decreased to ∼30 MΩ. A scan with 10 mV over the area where the CAFM tip was placed
before did not show any topography change, but a conductive filament with a diameter
of 20 nm was detected. The corresponding current image is shown in Fig. 4.32 (b) [97].
As the filament diameter defines the minimum cell size, memory cells can at least be
scaled down to a diameter of 20 nm. But the CAFM measurement did not only reveal a
very promising result in respect to the minimum cell diameter. Filament formation was
achieved on random spots on the sample and was therefore independent from inherent
defects of the active material. This further supports the high scaling potential of memory
devices based on Ag-Ge-Se.
The switching characteristics of Ag-Ge-Se-based memory cells are very promising for fu-
ture integration. Small write and erase currents were achieved, switching within nanosec-
onds was demonstrated, and multi bit data storage as well as the high scaling potential
were shown. Nevertheless, temperature stability is still an issue and selenium is not a
CMOS-friendly material. Therefore, resistive switching in Cu-SiO2 was also investigated.
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5 Resistive Switching in Cu-SiO2
Heavier-than-air flying machines are
impossible.
(William Thomson, 1895)
Silicon dioxide is usually used as insulator in integrated circuits. Metal diffusion into the
insulating layer from adjacent conductors is known for a long time, but has mainly been
studied under the aspect of failure analysis [98]. In this chapter it is described how metal
diffusion through thin SiO2 layers was effectively used for memory devices. The switching
characteristics were very similar to those observed in chalcogenide-based memory cells
as described in the previous chapter. Nevertheless, in case of the SiO2-based devices, a
significant decrease of the thickness of the thin film stack as well as of the write current
was achieved.
Resistive switching in SiO2 due to electron trapping in metallic clusters was already
observed in the 1960s [99]. In this study, switching due to metallic filament formation was
investigated. An asymmetrical sample setup was required with an inert electrode and an
oxidizable electrode. To confirm this requirement, symmetrical cells with two Pt electrodes
were fabricated first. Current-voltage measurements revealed that the sputtered SiO2 thin
films were highly insulating between -7 V and +7 V. Even at elevated temperatures of up
to 175°C the leakage current remained below 200 pA in a cell with a 20 nm thin oxide
and a top electrode diameter of 75µm. Fig. 5.1 (a) shows a current-voltage measurement
performed at 100°C. The current at 4 V plotted versus the sample temperature on half
logarithmic scale can be found in Fig. 5.1 (b).
The insulating SiO2 thin film was used as matrix for Cu ion migration and filament
formation. The material combination of SiO2 and Cu was chosen due to its CMOS com-
patibility: both materials already exist in production processes, which would make an
integration of ReRAM devices based on Cu-SiO2 very easy. Before resistive switching due
to filament formation was observed, a forming cycle was needed which is described in the
following section.
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(a) (b)
Figure 5.1: (a) Current-voltage characteristic of a Pt/SiO2/Pt cell with a 20 nm oxide and a
top electrode diameter of 75µm measured at 100°C. At voltages up to 7 V the SiO2 thin film was
still a very good insulator. (b) Current at 4 V measured at temperatures between 25°C and 175°C
and plotted on half logarithmic scale versus the temperature. At 175°C the leakage current was
still below 200 pA.
5.1 Forming Process
Different from Ge0.3Se0.7, which is a solid electrolyte allowing for easy metal ion migration,
SiO2 is known as a good insulator. Nevertheless, the porous structure due to the sputter
process enabled metal filament formation, although after memory cell fabrication no metal
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Figure 5.2: (a) RBS spectrum of 50 nm Cu on 115 nm SiO2. The measured spectrum (black
line) shows excellent agreement with the simulated layer stack (red line). No Cu has diffused
into SiO2 during or after deposition. (b) Forming with variable currents to prove low power
consumption already during electroforming. Most devices could be formed with 10 nA.
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was included in the oxide layer.
Memory cells based on SiO2 were fabricated in two ways. One set of samples was
prepared at the Arizona State University. There, the oxide layer was deposited by e-beam
evaporation on Ir bottom electrodes and the Cu top electrode was evaporated as well. The
other set of samples was prepared at the Research Center Ju¨lich. Here, SiO2 was deposited
by rf magnetron sputtering and the Cu top electrode was sputtered, too. Both samples
required a forming procedure to introduce Cu into the insulating glass matrix. In case
of the evaporated oxide, the glass layer was doped with Cu by heating the Cu/SiO2/Ir
stack to 600°C for 10 min [84]. During the temperature treatment the Cu top electrode
was covered by another oxide layer to prevent oxidation. This capping layer was removed
by buffered oxide etch after annealing.
The RBS spectrum in Fig. 5.2 (a) shows that no Cu diffused into the SiO2 layer during
or after sputtering. Different from the evaporated samples, no thermal treatment was
applied to inject Cu into sputtered SiO2. Instead, the first current-voltage cycle was used
to form a conductive filament which was switched under normal cell operation. Because
low power operation is the goal for future memory devices, experiments with different write
currents during the electroforming cycle were performed. Fig. 5.2 (b) shows the percentage
of Cu-SiO2 devices with an oxide thickness of 20 nm that were formed with forming currents
between 10 nA and 1µA. For the majority of the devices 10 nA were sufficient to form a
stable filament proving low power operation of Cu-SiO2 cells already during the forming
process.
Under normal device operation, the voltage for switching to the low resistance state, i.e.
(a) (b)
Figure 5.3: (a) Current-voltage and (b) resistance-voltage characteristic of the forming cycle in
comparison to the first switching cycle. Vform is significantly higher than Von. The results were
obtained from a Cu/SiO2/Pt cell with a top electrode diameter of 75µm and an oxide thickness
of 15 nm.
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for bridging the insulator between top and bottom electrode by a metallic filament, was
lower than the forming voltage. Fig. 5.3 (a) shows this behavior for a 15 nm thick film with
a top electrode diameter of 75µm. Fig. 5.3 (b) shows the corresponding resistance-voltage
plot. The difference between forming and switching voltage may have had two reasons: A
soft breakdown might have occurred during electroforming, creating a diffusion path in the
oxide which allowed ion migration at smaller voltages in the consecutive cycles. Another
explanation for the difference between forming and switching is that the filament which
was created during electroforming, was not completely dissolved under reversed bias. In
this case, only the interface between filament and top electrode was switched. Therefore,
during the following cycles a smaller distance within the oxide film had to be bridged by Cu
ion migration and electrodeposition, enabling an operation at smaller voltages compared
to forming.
The forming process was dependent on the SiO2 film thickness. The thicker the film
was, the higher was the voltage for the first filament formation. The linear relationship
between forming voltage and film thickness is shown in Fig. 5.4 (a). Additionally, the
voltage for switching to the on state is included, which was in all cases lower than the
forming voltage and constant for increasing film thickness. These results supported both
explanations for the difference between forming and switching voltage. If the filament was
not completely dissolved during the electroforming process, and the switching voltage was
for all oxide thicknesses the same, it can be assumed that in all samples after forming
the same distance had to be bridged by Cu migration and filament formation. Because
the forming voltage of a 5 nm thin SiO2 film was still by ∼1 V higher than the switching
(a) (b)
Figure 5.4: (a) Forming voltage and switching voltage dependent on the oxide thickness in
Cu/SiO2/Pt cells. (b) Forming voltage dependent on the annealing temperature. Before top
electrode deposition, the samples were annealed in Ar atmosphere at various temperatures for
15 min resulting in an increased density and therefore also increased forming voltage.
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voltage, it can be assumed that the switched part was smaller than 5 nm. Therefore,
future memory devices with an even thinner SiO2 layer might be feasible. On the other
hand, the constant switching voltage for samples with different oxide thicknesses did not
contradict the theory of a migration path created in the oxide during electroforming. This
path is the preferred site for Cu migration and filament formation. During switching the
electric fields were in the order of MV/cm. Therefore, it is also reasonable to assume that
in quasi-static measurements transport through the oxide does not significantly influence
the switching properties, and a constant switching voltage, governed by e.g. thickness-
independent nucleation processes, is expected. More investigations on the origin of the
switching voltage are necessary to decide whether an incompletely dissolved filament or a
migration path through the oxide is responsible for the switching voltage to be independent
from the film thickness.
Not only the film thickness, but also the film density influenced the electroforming char-
acteristics. After annealing the sputtered SiO2 film in Ar atmosphere at temperatures
between 100°C and 600°C for 15 min, the film density was measured by XRR. The density
increased with increasing annealing temperature approaching ∼2.6 g/cm3 which is similar
to the density of thermally grown SiO2. With increasing thin film density the forming
voltage increased as well. Fig. 5.4 (b) shows this trend. When annealing the oxide film in
O2 instead of Ar atmosphere, similar results were obtained, which is understandable as the
RBS data had already confirmed that stoichiometric SiO2 films were sputtered.
If metal ion migration in the oxide occurs through cavities, denser films make the ion mo-
tion more difficult, and a higher electric field is necessary to create a conductive path. The
Figure 5.5: Forming voltage of Ag/SiO2/Pt
memory cells for different oxide thicknesses. For
comparison, the data for Cu/SiO2/Pt films are
also included.
exact structure is still under discussion.
Samples with Pt electrodes on both sides
did not show any breakdown up to
7 V. Therefore, the electroforming process,
which occurs at lower voltages, can hardly
be described by a sole electrical break-
down. A probable explanation for the form-
ing process might by the formation of a
conductive path due to cracks in the ox-
ide layer. These cracks might occur be-
cause of an electrodeposit growing from the
inert electrode. This electrodeposit then
causes mechanical stress resulting in cracks,
along which further filament growth can
take place.
Electroforming and also resistive switch-
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ing seemed to be dependent on the ion diameter and the valence state. The electrical
characteristics of samples with Cu and Ag top electrodes were compared. In this study,
Cu was the metal of choice, because it is a standard material in CMOS processes. As
already shown in Ag-Ge-Se memory cells, Ag is highly mobile and should therefore also
allow for filament formation in SiO2. Indeed, resistive switching with Ag top electrodes was
observed. The forming voltage was significantly lower than in case of Cu top electrodes as
shown in Fig. 5.5. As Ag forms a Ag+ ion, but the Cu ion most probably occurs as Cu2+,
the mobility of Ag ions in SiO2 is higher than that of Cu ions [48]. Therefore, smaller
voltages are sufficient for filament formation.
Despite the two different fabrication processes, evaporation and sputtering, for Cu-SiO2-
based memory cells and the two different bottom electrode materials, Ir and Pt, the results
Figure 5.6: Resistive switching in evaporated
and sputtered SiO2 thin films.
from the electrical characterization ob-
tained after forming were very similar.
Fig. 5.6 shows current-voltage character-
istics after forming of Cu/SiO2(evap.)/Ir
and Cu/SiO2(sputt.)/Pt cells with an ox-
ide thickness of 12 nm and 15 nm, respec-
tively. The bottom electrode material did
not have a significant influence on the
switching characteristics, but the switch-
ing voltage in both devices showed a rather
high variation across a single sample (0.2 V -
1.5 V), which requires further investigation.
Due to the very similar characteristics, both
samples are treated equally in the following
sections.
5.2 Quasi-Static Electrical Characterization
The current-voltage characteristics measured on Cu-SiO2 cells were very similar to those
measured on Ag-Ge-Se cells. The switching voltage as well as the on resistance value in
case of the same write current were comparable. Fig. 5.7 (a) shows a current-voltage plot
of a Ag-Ge-Se with a 50 nm thick chalcogenide layer and a Cu-SiO2 cell with a 10 nm oxide
film written with 1 nA. In both cases, the switching voltages were ∼0.2 V and ∼-0.05 V and
the erase current was <1 nA.
Four point measurements also revealed a very similar behavior in Cu-SiO2 compared to
Ag-Ge-Se memory cells. As soon as the current compliance in quasi-static measurements
was reached, the voltage did not drop to a constant value, but decreased gradually. Thus,
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(a) (b)
Figure 5.7: (a) Comparison of resistive switching in Cu-SiO2 and Ag-Ge-Se memory cells. As
the electrical characteristics were very similar, the same switching mechanism based on filament
formation and rupture was proposed for both systems. (b) Resistive switching in Cu-SiO2 with a
write current of 1 nA. As soon as the current compliance was reached, the actual applied voltage
started to decrease gradually and the measurement was current-driven.
also in the oxide cells filament growth continued as long as charge was supplied and the
applied voltage was higher than the threshold voltage for oxidation and electrodeposition.
The sputtered SiO2 thin films did not only show an extremely low leakage current when
sandwiched between inert electrodes, but also when memory cells with Cu and Pt electrodes
were switched to the off-state. This low leakage current was a precondition for decreasing
the write current because otherwise on and off state would not have been distinguishable
(a) (b)
Figure 5.8: (a) Current-voltage characteristic of a Cu/SiO2/Pt sample with a 10 nm oxide layer,
a continuous Pt bottom electrode and a Cu top electrode with a diameter of 75µm. The device
was written with only 1 pA; (b) corresponding R-V characteristic.
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anymore. In comparison to Ag-Ge-Se-based memory cells the minimum write current, and
thereby the minimum power consumption, in Cu-SiO2 cells was further reduced by three
orders of magnitude [100]: resistive switching was demonstrated with only 1 pA. Fig. 5.8 (a)
and (b) show the respective current-voltage and corresponding resistance-voltage charac-
teristics of a Cu/SiO2/Pt cell with an oxide thickness of 10 nm and a top electrode diameter
of 75µm. Even for this extremely low write current, a resistance ratio of ∼10 was measured
at 100 mV. Nevertheless, it has to be mentioned that due to the required low noise level,
the measurement took several minutes and the two states were not stable for more than
two minutes. For practical use such low currents are not only of less interest due to the
relatively fast loss of the memory state but also because of the high resistances of the two
states which result in extremely long read out times. Still, the possibility of growing an
extremely thin filament might become important for cells with even thinner oxide layers
and lateral confinement for stabilization of the conductive path.
Retention and endurance measurements with higher write currents were done to prove
the competitiveness of Cu-SiO2-based memory devices. Fig. 5.9 (a) and (b) show the re-
sults for the stability of each state and the endurance test for cells with a 12 nm and 10 nm
thin oxide layer. Write currents of 1µA were sufficient for good retention characteristics.
After writing, read signals of 50 mV were applied at room temperature showing a stable
on resistance even after 105 s. The off resistance was just as stable. Fig. 5.9 (b) shows the
endurance test on a Cu/SiO2/Pt cell with sputtered oxide. Quasi-static current-voltage
sweeps were run to investigate the voltage for switching to the on state and the on resis-
(a) (b)
Figure 5.9: (a) Retention characteristics of a 12 nm Cu-SiO2 device with a diameter of 5µm.
The device was written with a current of 1µA. Read signals of 50 mV were applied at room
temperature to determine the on and off resistances [84]. (b) Endurance test on a 10 nm Cu-
SiO2 device with a 75µm top electrode. No degradation of switching voltage and on resistance
was observed after 104 cycles.
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tance. More than 104 cycles were achieved with a write current of 500 nA. The switching
voltage as well as the on resistance did not show a significant change after 104 sweeps.
Cu-SiO2 memory cells allowed for write currents down to the lower picoampe`re and up
to the milliampe`re range. While small currents did not result in a stable on state, the risk
for cell failure increased with higher currents. In this case, too strong filaments seemed to
grow which could not be dissolved electrochemically anymore. A transition from bipolar
to unipolar switching was observed, which is addressed in the next section.
5.3 Unipolar Resistive Switching
Typically, bipolar switching was found in Cu-SiO2 memory devices. The absolute value
of the voltage for switching to the off state was lower than the voltage for switching to
the on state, and the erase current was lower than the write current. These parameters
hint towards an electrochemical reaction responsible for switching. In some cases the mea-
sured results deviated from the standard switching characteristics: in addition to the usual
characteristics, resistive switching in the reverse direction was observed as well. A repre-
sentative measurement of such a situation is shown in Fig. 5.10. On switching also occurred
under application of a negative bias to the oxidizable electrode and erasing occurred under
positive bias. This behavior was mostly found after the memory cell was already cycled
for several hundred times.
Fig. 5.11 schematically shows what might have happened in such a memory cell. Most
probably not only one electrodeposit forms on the inert electrode during electroforming
Figure 5.10: Bipolar resistive switching under
both polarities in a Cu-SiO2 device with a 12 nm
oxide layer. The arrows indicate the sweep di-
rection.
and later during switching on, but sev-
eral do as shown in Fig. 5.11 (a) for the
case of two nucleation sites. Simulations
of the dendrite growth have shown that for
limited charge supply even in case of sev-
eral electrodeposits only one dendrite grows
through the glass matrix and creates a con-
ductive connection between inert and oxi-
dizable electrode (Fig. 5.11 (b)) [?]. When
this filament is dissolved, metal from the in-
terface filament/oxidizable electrode rede-
posits at the oxidizable electrode. At the
same time, the formerly grown electrode-
posit at the inert electrode serves as a metal
source (Fig. 5.11 (c)). Hence, while one fila-
ment is dissolved, another one can start to
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Figure 5.11: Bipolar switching under both polarities. (a) first on switching with two electrode-
posits at the inert electrode; (b) on state; (c) off switching with commencing filament growth
from the oxidizable electrode; (d) on state after switching under negative bias; (e) off state; (f)
on state after switching under positive bias.
grow from the oxidizable electrode towards the inert electrode. This way, the memory cell
is first switched off under negative bias, but after some time switched on again when the
second filament bridges the glass matrix (Fig. 5.11 (d)). In the consecutive cycles always
two filaments are switched in opposite directions: one is dissolved while the other one grows
(Fig. 5.11 (e) and (f)).
Filament formation in electrochemical metallization memory cells is a charge-driven pro-
cess. If the write current becomes too high, an extremely robust filament forms that cannot
be dissolved electrochemically anymore. Usually, write currents in the upper microampe`re
and milliampe`re range led to strong filament growth that resulted in an erase current that
(a) (b)
Figure 5.12: (a) Unipolar resistive switching in a Cu-SiO2 device with a 12 nm oxide layer. The
device was written between 1 and 1.1 V with a current compliance of 50µA. The device could
be erased by a current higher than 1 mA and a voltage between 0.6 and 0.7 V. (b) Unipolar off
switching after first strengthening the conductive connection at 0.55 V.
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was much higher than the write current. This was a sign for thermal dissolution of a metal-
lic filament as it is also observed for unipolar switching in TiO2 [22]. Unipolar switching
in Cu-SiO2 is shown in Fig. 5.12 (a). The plot shows that repetitive switching was possible
with a programming current of 50µA as long as a current in the milliampe`re range was
used for erasing the cell.
Before the current finally dropped and full erasing took place, a current increase was
observed. This behavior is shown in Fig. 5.12 (b). At a voltage of around 0.55 V, a sudden
current increase occurred. As can be seen in Fig. 5.10, 0.55 V was close to the voltage
where, in case of bipolar switching, the on state was attained. This suggested that the
already existing conductive path was actually strengthened by additional electrodeposition
before it was finally disrupted by the large current flow (possibly by a combination of Joule
heating and electromigration) and the device was erased. A resistance ratio of around
106 was achieved for high-current unipolar switching due to the lower on resistance on the
order of a few hundreds of Ohms. Note that the unipolar switching was also possible under
a negative bias, but the current had to be in the milliampe`re range as well. Since this
high current erase was bias polarity-independent, it could not be due to electrochemical
reactions, but was probably thermally assisted.
Unipolar switching was not only found for high current compliances. In some devices
it was also a failure mechanism after several hundred cycles with write currents in the
nanoampe`re range. Fig. 5.13 shows the first and 620th switching cycle of a Cu/SiO2/Pt
Figure 5.13: Unipolar resistive as failure mech-
anism after several hundred cycles.
cell with a 10 nm oxide layer. In the begin-
ning, the erase current was clearly smaller
than the write current of 10 nA, but af-
ter several hundred cycles the erase current
was >20 nA. A possible explanation is an
erase process that did not always happen
at the interface of the filament and the oxi-
dizable electrode but also somewhere closer
to the filament center. Repetitive switching
must have led to a strengthening of the fil-
ament/electrode connection that after sev-
eral hundred cycles could only be erased
by a higher currents. After this ’strong’
erase process, bipolar switching was possi-
ble again.
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5.4 Temperature Dependence
New memory technologies need to be CMOS-compatible. The materials have to fit into the
fabrication process from a chemical point of view, i.e. contamination of machines by new
substances has to be prevented. Therefore, Cu-SiO2-based memory cells are very attractive,
because Cu as well as SiO2 are already present in CMOS lines today. Furthermore, the
materials used in new memory technologies have to withstand standard process conditions.
In this respect, the temperature stability of novel material combinations is important.
Additionally, applications, as encountered in e.g. the automobile sector, require memory
devices that withstand high temperatures (e.g. 100°C) not only during processing but also
during operation [1].
Temperature-dependent measurements were done on Cu-SiO2 memory cells to prove
their potential for future integration. A maximum temperature of 600°C as encountered in
BEOL processes [1] was tested on the devices. First, high temperature experiments were
performed during the fabrication process. In case of devices with evaporated SiO2 films,
Cu was introduced into the oxide layer by heating the whole stack to 600°C for 10 min [84].
Thereby, an electrical forming step was circumvented (p. 89), and temperature stability of
the different layers was proven.
As already discussed in Section 5.1, the sputtered oxide layer was heated to various
temperatures after deposition. Initially, the SiO2 thin film was rather porous with a density
of ∼2.2 g/cm3. Annealing at 600°C for 15 min in Ar atmosphere led to an increase in density
(a) (b)
Figure 5.14: (a) Forming voltage of a Cu/SiO2/Pt cell with a 20 nm oxide film in dependence
on the annealing temperature. The inset shows the increase in density with increasing annealing
temperature. The denser the thin film was, the higher was the forming voltage. (b) Forming
voltage of a Cu/SiO2/Pt cell with a 10 nm oxide film in dependence on the momentary sample
temperature. The warmer the sample was, the lower was the forming voltage.
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to ∼2.6 g/cm3. This resulted in an increased forming voltage, but the switching voltage was
not affected as shown in Fig. 5.14 (a). These experiments confirmed temperature stability
of the Cu-SiO2 memory stack during fabrication.
Quasi-static electrical characterization was done at different temperatures as well. Es-
pecially the forming voltage showed a strong dependence on the sample temperature as
shown in Fig. 5.14 (b) for a Cu/SiO2/Pt film with an oxide thickness of 10 nm and a 50 nm
Cu top electrode with a diameter of 75µm. With increasing temperature, the forming
voltage dropped from ∼4.5 V to ∼2.5 V at 120°C. This was most probably a result of the
higher ion mobility at higher temperatures.
On and off state were also measured at elevated temperatures. The off state was stable
up to 120°C. The results are presented in Fig. 5.15 (a). With increasing temperature, the
off resistance decreased to the lower gigaohm range. This value was still higher than the on
resistance level for writing with currents in the nanoampe`re range which will be discussed
in Section 5.6. Because on and off state still would have been distinguishable, the off
resistance was regarded as temperature-stable. The on state, even when written at room
temperature with currents in the microampe`re range, was lost at temperatures >50°C.
Nevertheless, sweep experiments showed successful resistive switching at temperatures up
to 120°C. Such a current-voltage measurement performed at 120°C is shown in Fig. 5.15 (b).
Obviously, the on state was at least stable for several seconds during the voltage sweep
at elevated temperatures. Due to the extremely low leakage current, switching with write
currents as low as 5 nA was possible. Long term stability at temperatures >50°C could
not be guaranteed, but the possibility of switching at elevated temperatures with rather
volatile states was demonstrated.
(a) (b)
Figure 5.15: (a) Off resistance of a Cu-SiO2 cell with a 10 nm oxide layer at variable temperature.
The on state, written with 10µA, was lost at 50°C. (b) Switching the cell described in (a) with
a write current of 5 nA at 120°C.
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These results are promising, but more detailed investigations of the glass structure after
annealing and the thermal stability of the on state are necessary. A possible route for the
improvement of the retention characteristics at higher temperatures might be the fabri-
cation of cells in which the filament is laterally confined by e.g. nanopores which could
lead to a higher stability. Defined nanopores are also expected to lead to an improved ion
motion through the glass matrix due to migration along the pore walls. In high electric
fields this nanostructure could then also lead to higher switching speeds. This topic is dealt
with in the next section.
5.5 Switching Speed
SiO2 is a good insulator. Metal diffusion into the oxide thin film from adjacent layers is
widely studied as failure mechanism in integrated circuits, but the ion mobility is typically
low [101]. Compared to Ge0.3Se0.7 with a Ag diffusion constant in the order of 10
−10cm2/s
[73], Cu has a diffusion constant in the order of 10−16cm2/s in thermally grown SiO2 [102].
A different situation is encountered when dealing with porous thin films or films with
nanometer-sized cracks along which metal ions might migrate. In these cases, a high
electric field can lead to much faster ion migration through the SiO2 layer [101].
The memory cells investigated in this study showed resistive switching at rather small
voltages. Depending on the film thickness, the forming voltage could be as high as 6 V, but
the switching voltage was typically in the range between 0.5 - 1.5 V. In combination with
write currents in the nanoampe`re range, extremely low power consumption was demon-
strated. Oxide films as thin as 5 nm were integrated, which led to electric fields as high
as 3 MV/cm during switching on. These high electric field were expected to allow for fast
resistive switching.
Quasi-static electrical characterization was used to investigate the influence of the sweep
rate on the switching voltage. The voltage was increased step-wise at a rate of 10 mV/ delay
time. The delay time was varied between 10 ms and 5 s. With increasing delay time, i.e.
with decreasing sweep rate, the voltage for switching to the on state decreased. Fig. 5.16 (a)
shows this behavior. The more time the ions had to cross the oxide layer, the smaller the
switching voltage and hence, the electric field could be. For delay times >1 s, i.e. sweep
rates <10 mV/s, the switching voltage reached a constant value of ∼400 mV. Whether this
voltage was a threshold voltage for Cu dissolution into the oxide layer or nucleation at the
inert electrode still has to be investigated by measurements with constant voltages<400 mV
over longer times. Fig. 5.16 (a) shows increasing switching voltages for higher sweep rates.
The results from quasi-static measurements were used to estimate the amplitude of the
switching voltage for pulse measurements in the micro- to nanosecond range. The inset in
Fig. 5.16 (a) shows an exponential fit which was extrapolated to much shorter delay times.
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Figure 5.16: (a) Von of a Cu/SiO2/Ir cell with a 15 nm oxide film as a function of the delay
time in quasi-static measurements. The voltage was increased step-wise at a rate of 10 mV/delay
time. The higher the sweep rate was, the higher was Von. (b) Resistance-voltage plot for a 12 nm
Cu-SiO2 device with a diameter of 500 nm switched with a 3 V-1µs pulse. The upper curve shows
the off resistance and the lower curve shows the on resistance for a sensing voltage up to 200 mV
[84], [103].
Obviously, several volts were required to achieve fast switching.
Pulse measurements were performed on a Cu-SiO2 cell with a 12 nm thin oxide layer. 3 V
pulses showed successful resistive switching within 1µs [84], [103]. Fig. 5.16 (b) shows the
on and off resistance before and after pulse application. The resistance states are plotted
versus the read out voltage. Voltages up to 200 mV could be applied without disturbing
the memory state [84], [103].
To be competitive with other nonvolatile memory technologies, switching times of a few
tens of nanosecond are required. Higher voltages, thinner films with a higher porosity
and/or another easily oxidizable metal as top electrode material are measures to achieve
this goal. Ag might be an alternative to Cu, as smaller forming voltages have already
been demonstrated and furthermore, Ag ions are expected to have a higher mobility in
SiO2 than Cu ions [48]. But not only the switching speed, also a high memory density is
decisive for the success of a new memory technology. This aspect is addressed in the next
two sections.
5.6 Multi Bit Data Storage
Similar to the Ag-Ge-Se-based memory cells, multi bit data storage was also possible in
Cu-SiO2 cells by variation of the write current. The on state was defined by the filament´s
size which again was dependent on the amount of metal ions, i.e. the charge, involved
in the switching process. Therefore, a higher write current led to a lower on resistance.
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(a) (b)
Figure 5.17: (a) On resistance in dependence on the write current in Cu-SiO2 cells with a
10 nm oxide layer and a top electrode diameter of 150µm. For comparison, the results obtained
from a 25µm Ag/Ag-Ge-Se/Pt cell are also included. (b) Erase current versus write current
of the Cu-SiO2 cell described in (a). The slope of the fit on double logarithmic scale was <1.
Electrochemical processes for switching off were dominating over the whole write current range.
This behavior is shown in Fig. 5.17 (a) for a Cu-SiO2 memory cell with a 10 nm thin con-
tinuous oxide layer and a Cu top electrode with a diameter of 150µm. For comparison,
the corresponding results measured on Ag-Ge-Se cells, as presented in Section 4.2.5, are
also included. Due to the extremely low leakage current in Cu/SiO2/Pt cells, a minimum
write current of 1 pA was achieved (see also Fig. 5.8). A write current variation over more
than eight orders of magnitude allowed for the variation of the on resistance over the same
range. Considering three resistance states per decade to be distinguishable [95], these cells
allowed for the storage of 24 states, i.e. >4 bit. Similar to the Ag-Ge-Se cells, this is a
theoretical value, because extremely high on resistance values, as obtained for currents in
the nanoampe`re range and below, lead to extremely high read out times, which are not
desirable in integrated circuits.
Cu and Ag have very similar specific resistances, 1.72µΩcm and 1.61µΩcm, respectively.
Therefore, if the switching mechanism in Ag-Ge-Se as well as in Cu-SiO2 memory cells is
supposed to be based on metallic filament formation and dissolution, the on resistance
values for the various write currents should be similar. As shown in Fig. 5.17 (a) this
was indeed the case. The on resistance in Cu-SiO2 cells appeared to be slightly higher.
Whether the higher on resistance can be attributed to the higher specific resistance of Cu
compared to Ag or whether this is a result of CuOx also present in the filament still has
to be investigated.
The erase current measured in the Cu-SiO2 cell is plotted versus the write current in
Fig. 5.17 (b). Similar to the chalcogenide memory devices, the erase current was smaller
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than the write current over the whole write current range. Obviously, in the picoampe`re as
well as in the upper microampe`re range electrochemical instead of thermal processes were
dominant for switching the memory cells off.
The results presented in this section show that multi bit data storage in Cu-SiO2 cells is
feasible by write current variation. This option can significantly increase the implemented
memory density on a chip. The possibility for an increased memory density by shrinking
the cell size is presented in the next section.
5.7 Scalability
Memory cells based on filament formation are supposed to be highly scalable due to the
small filament dimensions. The vertical scalability was already demonstrated (Fig. 5.4): the
oxide thickness could be reduced down to 5 nm and still repetitive switching was achieved.
In contrast to Ag-Ge-Se cells, the voltage for switching to the on state did not show a
significantly lower value for smaller film thicknesses. Therefore, in case of very smooth
bottom electrodes even thinner oxide layers allow for resistive switching.
So far, the bottom electrode had a standard thickness of 100 nm while the top electrode
was 50 nm thin. Both thicknesses were chosen in a way that contacting them manually by
probe needles did not damage the memory cell. The bottom electrode is only required to
establish a good electrical contact. Therefore, films thinner than 30 nm could be applied
Figure 5.18: Pad size dependence of resistive
switching in Cu-SiO2 with a 5 nm thin oxide
film and electrode diameters of 90 nm, 100µm,
150µm, 250µm, 500µm, and 1130µm. The
switching voltages as well as the on resistance
were cell size-independent, which confirmed that
a single filament was switched.
as well. The top electrode serves as metal
source for filament formation. To assure a
long life time of the memory cell, this elec-
trode should not be thinner than the oxide
layer. These parameters lead to a possible
memory stack thickness of <40 nm for 5 nm
SiO2 layers.
In Cu-SiO2 thin films metallic filaments
were not directly observed. Nevertheless,
regarding the lateral scalability, experi-
ments with different top and bottom elec-
trode diameters showed very promising re-
sults. As shown in Fig. 5.18, the switching
voltages and, even more importantly, the
on resistance did not change with increas-
ing electrode diameter. Measurements were
done on devices with a 5 nm thin oxide layer
and a 50 nm thick Cu electrode. Cells with
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electrode diameters of 90 nm, 100µm, 150µm, 250µm, 500µm, and 1130µm were tested
with a write current of 10 nA. Although the electrode area changed by more than 8 or-
ders of magnitude, a constant on resistance of ∼20 MΩ was measured. This showed that
a single filament was switched in all cells. Because the on resistance values for variable
write current in Cu-SiO2 cells were similar to those measured in Ag-Ge-Se cells (Section 5.6,
Fig. 5.17 (a)) the same lateral scaling limit, smaller than 20 nm, can be assumed.
To define the lower cell size limit, bottom electrode plugs with a diameter <90 nm could
be fabricated in future experiments by e.g. electron beam lithography. Additionally, CAFM
measurements on a Cu/SiO2 stack would help to investigate the filament dimensions in
dependence on the write currents.
In summary, resistive switching in Cu-SiO2 memory devices was demonstrated. The cells
showed a good scaling potential regarding the thickness of the total thin film stack as well
as the cell diameter. As the electrical characteristics were similar to those measured in
Ag-Ge-Se-based memory cells, the same switching mechanism based on filament formation
and rupture was proposed. The results of both material systems are summarized in the
following chapter.
6 Summary and Outlook
The important thing is not to stop
questioning; curiosity has its own reason for
existing.
(Albert Einstein, 1955)
This chapter gives a summary of the results obtained for resistive switching in electro-
chemical metallization memory devices based on ion migration in Ag-Ge-Se and Cu-SiO2.
The thin film deposition was optimized and different memory cell structures were investi-
gated. Memory devices with continuous electrolyte layers as well as a solid electrolyte layer
embedded in a via structure were fabricated and characterized. In both material systems
the switching mechanism was proposed to be based on single metallic filament formation
and rupture. The memory cells had an extremely low power consumption and showed the
prospect of high scalability. This chapter ends with an outlook on further measures for
cell optimization and the possibility of a future integration into standard semiconductor
fabrication processes.
Resistive Switching in Ag-Ge-Se
Memory cells with a diameter between 2.5µm and 50µm with Ge0.3Se0.7 as solid electrolyte
and Pt bottom and Ag top electrodes were fabricated. Before repetitive switching between
a high and a low resistance state with low write currents was observed, an electroforming
procedure was required. In the first current-voltage cycle, mobile silver was removed from
the glass layer decreasing the leakage current to such a low value that resistive switching
was possible with write currents as low as 1 nA. Together with switching voltages of a few
hundred millivolts, these low write currents showed the extremely low power consumption
of Ag-Ge-Se-based memory devices.
Cells with a chalcogenide film thickness between 5 nm and 65 nm were fabricated. Resis-
tive switching in Ag-Ge-Se-based memory cells was shown to be thickness- as well as cell
size-independent. These two aspects showed the prospect of a high scalability. Conductive
atomic force microscopy measurements confirmed this: metallic filaments with a diameter
of a few nanometers were repetitively locally grown and dissolved.
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Furthermore, the possibility of multi bit data storage was demonstrated. By variation of
the write current over more than seven orders of magnitude the on resistance was changed
over the same range while the off state remained constant. A high memory density of
electrochemical metallization-based memory modules is therefore expected.
Product integration requires a high endurance, temperature stability as well as short
switching times. Several thousand switching cycles of Ag-Ge-Se-based memory cells were
demonstrated, operation at 130°C was shown and switching to the on state was achieved
with 4 V in 20 ns. Still, more investigations on the temperature stability of on and off state
are required.
Resistive Switching in Cu-SiO2
Cu-SiO2-based memory cells showed very similar switching characteristics as the Ag-Ge-
Se-based devices. Therefore, the same switching mechanism based on metallic filament
formation and rupture was proposed. Cu-SiO2 memory cells with an oxide layer thickness
between 5 nm and 20 nm with different top electrode sizes were fabricated. The potential
for a high scalability was proven with cells that had an electrode diameter of only 90 nm and
that showed the same switching characteristics, i.e. the same switching voltages, write and
erase currents, as cells with electrode diameters of several hundred micrometers. Compared
to Ag-Ge-Se cells, the Cu-SiO2-based cells showed a higher scaling potential beyond a film
thickness of 5 nm.
Memory cells based on Cu filament formation in SiO2 also required electroforming. In
contrast to Ag-Ge-Se-based cells, metal did not need to be removed but had to be intro-
duced into the glass matrix. A voltage higher than the following switching voltage was
needed for forming the first filament that was switched at the interface to the top electrode
in the subsequent cycles.
Similar to the chalcogenide-based memory cells, the resistance of the on state was tunable
by the write current. Because the size of the filament was dependent on the amount of
metal ions, i.e. the charge, involved in the switching process, a higher current led to a lower
on resistance. A variation of the on resistance over more than eight orders of magnitude was
achieved with a minimum write current of only 1 pA enabling ultra-low power operation.
The on resistance of Cu-SiO2 cells for variable write currents was comparable to the on
resistance obtained in the Ag-Ge-Se system. Besides the similar switching voltages, this
further strengthened the idea of a switching mechanism based on metallic filaments in both
systems.
More than 104 switching cycles were demonstrated in Cu-SiO2 memory cells with a long
term stability of on and off state over more than 105 s for a write current of 1µA. Switching
times in the lower microseconds region were achieved.
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The material combination of Cu and SiO2 is highly interesting for future integration
because both materials are already present in CMOS production processes. To prove
the devices´ CMOS compatibility the SiO2 layer was heated to 600°C after deposition, a
temperature reached in a typical BEOL process. X-ray reflection measurements showed
that the high temperature treatment led to an increased oxide density. Except for a higher
forming voltage, the temperature treatment did not have any effect on the functionality of
the memory cells.
As high temperatures are not only reached in the fabrication process, but also during
operation, the memory cells were tested at temperatures up to 120°C. Resistive switching
between rather volatile on and off states with write currents in the lower nanoampe`re range
was still observed.
Outlook
The switching mechanism in electrochemical metallization cells is fairly well understood,
but some open questions remain, and there is still much room for optimization. Compu-
tational simulations of the filament growth and especially its dissolution will give a more
detailed insight into the reactions that take place in the glass matrix and at the interface
to the top electrode resulting in a better understanding of the switching off process. Con-
cerning the switching on process, more research on the threshold voltage is required for
a better understanding of the metal ion migration through the solid electrolyte and Ag
or Cu nucleation at the inert electrode. In this respect, constant voltage measurements
rather than sweep experiments are important. The current compliance for constant volt-
age or pulse measurements is critical, because otherwise too strong filaments grow, and the
switching mode becomes unipolar. In case of pulse measurements in the nanosecond region,
an equally fast current compliance is a challenge due to large RC times. For measurements
without current compliance more statistical investigations on the interplay of the electric
field and pulse width are required to control the filament dimensions. So far, the statistical
variations of the switching time for a given constant voltage/ electric field are high. One
way for narrowing the switching parameters down to smaller intervals might be a better
control of the metal content in the glass matrix, especially in Cu-SiO2. Co-sputtering of
Cu and SiO2, or thermal doping or ion implantation of a well defined amount of Cu into
SiO2 might be one way to precisely influence the switching on voltage and find an optimal
value. The Cu content and switching voltage in the oxide might also be controllable by
the current compliance for the forming procedure, during which Cu is introduced into the
oxide for the first time.
Ultra short pulse measurements will show the limit in switching speed. But not only
the speed of the memory devices, also the cell size has to be minimized so that electro-
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chemical metallization memory cells become an interesting alternative to current memory
technologies. Resistive switching in 5 nm thin Ge0.3Se0.7 films was demonstrated in this
work, but for a high endurance the film thickness ratio of the Ag and Ge0.3Se0.7 layer has
to be optimized. Electron beam lithography and/or nanoimprint lithography are possible
technologies for decreasing the cell size in future experiments to find the ultimate scaling
limit of electrochemical metallization memory cells. A combined top down and bottom up
approach could also be used for investigations on the minimal cell size. If the glass matrix
is deposited on self assembled Cu or Ag nanoparticles, metallic filaments should only grow
where the nanoparticles are located. Conductive atomic force microscopy could be used to
visualize these filaments, whose diameters are defined by the size of the nanoparticles.
A CMOS-compatible electrochemical memory cell based on Cu-SiO2 was introduced in
this work. Based on the electrical characteristics of Cu/SiO2/Pt memory cells, a filamen-
tary switching mechanism was proposed. Still, the structure of the oxide film that allows
for ion migration and metal dendrite formation is not defined, yet. Therefore, the anal-
ysis of the nanoporosity of the oxide layer, e.g. by transmission electron microscopy or
synchrotron radiation analysis, will give insight into the necessary conditions for metal
filament growth and dissolution in SiO2 thin films.
The switching speed in Cu-SiO2 cells is not sufficient for integration, yet. A possible
route for optimization might be an enhanced Cu concentration in the oxide film. Also,
using Ag as top electrode material has already resulted in lower switching voltages, and
Ag might also allow for faster switching in SiO2-based memory cells due to a higher ion
mobility. Ultra large scale integration circuits require short delay times. This has led
to the development of porous silica films with a density down to 1.06 g/cm3 [101]. This
development can also be used in future memory cells based on Cu- or Ag-SiO2. The larger
cavities in porous films allow for easier Cu or Ag ion migration along internal surfaces, and
therefore, more porous films are promising for faster resistive switching.
So far, only continuous SiO2 layers were deposited which could be integrated into a
crossbar array architecture. The optimization of the sputter process for the memory stack
integration into via structures will be focus of future work. Due to the simple memory
cell structure, only one additional mask for the deposition of the glass matrix between two
metal layers would be necessary for integration into a standard CMOS process. Low costs
for the integration of a novel memory technology are crucial to its potential application.
A Process Flow 1
(a) Si/ SiO2 Wafer (b) TiO2/ Pt deposition (c) Si3N4 deposition
(d) Photo resist + (e) Via definition (f) Reactive ion beam
optical lithography etching
(g) Etched vias (h) Ge0.3Se0.7 (i) Lift off in acetone
deposition
(j) Photo resist + (k) Top electrode (l) Ag deposition
optical lithography definition
(m) Lift off in acetone

B Process Flow 2
Process steps (a)-(i) as in Process Flow 1
(j) Ag deposition (k) Photo resist + (l) Top electrode
optical lithography definition
(m) Reactive ion beam (n) Etched top electrodes (o) Photo resist strip
etching

C Process Flow 3
Process steps (a)-(g) as in Process Flow 1
(h) Photo resist strip (i) Photo resist + (j) Top electrode
optical lithography definition
(k) Ge0.3Se0.7 (l) Ag deposition (m) Lift off in acetone
deposition

D Deposition Parameters
Material Method Gas Power Pressure Deposition
Rate
TiO2 reactive 14 sccm O2 300 W (dc) 2.2*10
−2 mbar 0.03 nm/s
sputtering 46 sccm Ar
Pt sputtering Ar 375 W (dc) 1.42*10−2 mbar 1.8 nm/s
Ag thermal 8*10−6 mbar 1 – 5 nm/s
evaporation
Cu thermal 8*10−6 mbar 1 – 5 nm/s
evaporation
Cu sputtering Ar 150 W (dc) 5.84*10−3 mbar 1.7 nm/s
SiO2 sputtering Ar 300 W (rf) 5.84*10
−3 mbar 0.53 nm/s
SiO2 sputtering Ar 300 W (rf) 11.4*10
−3 mbar 0.46 nm/s
SiO2 sputtering Ar 300 W (rf) 17.2*10
−3 mbar 0.42 nm/s
SiO2 sputtering Ar 400 W (rf) 5.84*10
−3 mbar 0.65 nm/s
SiO2 sputtering Ar 400 W (rf) 11.4*10
−3 mbar 0.63 nm/s
SiO2 sputtering Ar 400 W (rf) 17.2*10
−3 mbar 0.58 nm/s
SiO2 sputtering Ar 500 W (rf) 5.84*10
−3 mbar 0.95 nm/s
SiO2 sputtering Ar 500 W (rf) 11.4*10
−3 mbar 0.79 nm/s
SiO2 sputtering Ar 500 W (rf) 17.2*10
−3 mbar 0.76 nm/s
SiO2 sputtering Ar 600 W (rf) 5.84*10
−3 mbar 1.09 nm/s
SiO2 sputtering Ar 600 W (rf) 11.4*10
−3 mbar 1.02 nm/s
SiO2 sputtering Ar 600 W (rf) 17.2*10
−3 mbar 0.96 nm/s
Ge0.3Se0.7 sputtering Ar 5 W (rf) 2*10
−3 mbar 0.05 nm/s
Ge0.3Se0.7 sputtering Ar 10 W (rf) 2*10
−3 mbar 0.08 nm/s
Ge0.3Se0.7 sputtering Ar 15 W (rf) 2*10
−3 mbar 0.18 nm/s
Ge0.3Se0.7 sputtering Ar 20 W (rf) 2*10
−3 mbar 0.27 nm/s
Ge0.3Se0.7 sputtering Ar 25 W (rf) 2*10
−3 mbar 0.38 nm/s
Ge0.3Se0.7 sputtering Ar 16 W (rf) 3.2*10
−3 mbar 0.26 nm/s
Ge0.3Se0.7 sputtering Ar 16 W (rf) 7.3*10
−3 mbar 0.18 nm/s
Ge0.3Se0.7 sputtering Ar 16 W (rf) 15.4*10
−3 mbar 0.1 nm/s
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